Home
last modified time | relevance | path

Searched refs:init (Results 1 – 200 of 2535) sorted by relevance

12345678910>>...13

/linux-4.1.27/drivers/gpu/drm/nouveau/nvkm/subdev/bios/
Dinit.c41 nv_printk(init->bios, lvl, "0x%04x[%c]: "fmt, init->offset, \
42 init_exec(init) ? '0' + (init->nested - 1) : ' ', ##args); \
45 if (nv_subdev(init->bios)->debug >= NV_DBG_TRACE) \
57 init_exec(struct nvbios_init *init) in init_exec() argument
59 return (init->execute == 1) || ((init->execute & 5) == 5); in init_exec()
63 init_exec_set(struct nvbios_init *init, bool exec) in init_exec_set() argument
65 if (exec) init->execute &= 0xfd; in init_exec_set()
66 else init->execute |= 0x02; in init_exec_set()
70 init_exec_inv(struct nvbios_init *init) in init_exec_inv() argument
72 init->execute ^= 0x02; in init_exec_inv()
[all …]
/linux-4.1.27/arch/um/drivers/
Dumcast_kern.c31 struct umcast_init *init = data; in umcast_init() local
35 dpri->addr = init->addr; in umcast_init()
36 dpri->lport = init->lport; in umcast_init()
37 dpri->rport = init->rport; in umcast_init()
38 dpri->unicast = init->unicast; in umcast_init()
39 dpri->ttl = init->ttl; in umcast_init()
64 .init = umcast_init,
72 struct umcast_init *init = data; in mcast_setup() local
76 *init = ((struct umcast_init) in mcast_setup()
81 remain = split_if_spec(str, mac_out, &init->addr, &port_str, &ttl_str, in mcast_setup()
[all …]
Dpcap_kern.c22 struct pcap_init *init = data; in pcap_init() local
26 ppri->host_if = init->host_if; in pcap_init()
27 ppri->promisc = init->promisc; in pcap_init()
28 ppri->optimize = init->optimize; in pcap_init()
29 ppri->filter = init->filter; in pcap_init()
47 .init = pcap_init,
55 struct pcap_init *init = data; in pcap_setup() local
59 *init = ((struct pcap_init) in pcap_setup()
65 remain = split_if_spec(str, &host_if, &init->filter, in pcap_setup()
74 init->host_if = host_if; in pcap_setup()
[all …]
Dvde_kern.c18 struct vde_init *init = data; in vde_init() local
25 vpri->vde_switch = init->vde_switch; in vde_init()
26 vpri->descr = init->descr ? init->descr : "UML vde_transport"; in vde_init()
34 vde_init_libstuff(vpri, init); in vde_init()
64 .init = vde_init,
72 struct vde_init *init = data; in vde_setup() local
75 *init = ((struct vde_init) in vde_setup()
82 remain = split_if_spec(str, &init->vde_switch, mac_out, &port_str, in vde_setup()
83 &init->group, &mode_str, &init->descr, NULL); in vde_setup()
90 init->port = simple_strtoul(port_str, &last, 10); in vde_setup()
[all …]
Ddaemon_kern.c23 struct daemon_init *init = data; in daemon_init() local
27 dpri->sock_type = init->sock_type; in daemon_init()
28 dpri->ctl_sock = init->ctl_sock; in daemon_init()
55 .init = daemon_init,
63 struct daemon_init *init = data; in daemon_setup() local
66 *init = ((struct daemon_init) in daemon_setup()
70 remain = split_if_spec(str, mac_out, &init->sock_type, &init->ctl_sock, in daemon_setup()
Dslirp_kern.c22 struct slirp_init *init = data; in slirp_init() local
28 spri->argw = init->argw; in slirp_init()
65 .init = slirp_init,
73 struct slirp_init *init = data; in slirp_setup() local
76 *init = ((struct slirp_init) { .argw = { { "slirp", NULL } } }); in slirp_setup()
89 init->argw.argv[i++] = str; in slirp_setup()
100 init->argw.argv[i] = NULL; in slirp_setup()
Dslip_kern.c20 struct slip_init *init = data; in slip_init() local
27 spri->gate_addr = init->gate_addr; in slip_init()
60 .init = slip_init,
68 struct slip_init *init = data; in slip_setup() local
70 *init = ((struct slip_init) { .gate_addr = NULL }); in slip_setup()
73 init->gate_addr = str; in slip_setup()
Dvde_user.c65 .init = vde_user_init,
75 void vde_init_libstuff(struct vde_data *vpri, struct vde_init *init) in vde_init_libstuff() argument
88 args->port = init->port; in vde_init_libstuff()
89 args->group = init->group; in vde_init_libstuff()
90 args->mode = init->mode ? init->mode : 0700; in vde_init_libstuff()
Dnet_kern.c390 static void eth_configure(int n, void *init, char *mac, in eth_configure() argument
452 (*transport->kern->init)(dev, init); in eth_configure()
474 if ((transport->user->init != NULL) && in eth_configure()
475 ((*transport->user->init)(&lp->user, dev) != 0)) in eth_configure()
560 char *init; member
600 void *init; in register_transport() local
611 match = check_transport(new, eth->init, eth->index, &init, in register_transport()
615 else if (init != NULL) { in register_transport()
616 eth_configure(eth->index, init, mac, new); in register_transport()
617 kfree(init); in register_transport()
[all …]
/linux-4.1.27/drivers/gpu/drm/r128/
Dr128_ioc32.c66 drm_r128_init_t __user *init; in compat_r128_init() local
71 init = compat_alloc_user_space(sizeof(*init)); in compat_r128_init()
72 if (!access_ok(VERIFY_WRITE, init, sizeof(*init)) in compat_r128_init()
73 || __put_user(init32.func, &init->func) in compat_r128_init()
74 || __put_user(init32.sarea_priv_offset, &init->sarea_priv_offset) in compat_r128_init()
75 || __put_user(init32.is_pci, &init->is_pci) in compat_r128_init()
76 || __put_user(init32.cce_mode, &init->cce_mode) in compat_r128_init()
77 || __put_user(init32.cce_secure, &init->cce_secure) in compat_r128_init()
78 || __put_user(init32.ring_size, &init->ring_size) in compat_r128_init()
79 || __put_user(init32.usec_timeout, &init->usec_timeout) in compat_r128_init()
[all …]
Dr128_cce.c342 static int r128_do_init_cce(struct drm_device *dev, drm_r128_init_t *init) in r128_do_init_cce() argument
358 dev_priv->is_pci = init->is_pci; in r128_do_init_cce()
367 dev_priv->usec_timeout = init->usec_timeout; in r128_do_init_cce()
376 dev_priv->cce_mode = init->cce_mode; in r128_do_init_cce()
386 if ((init->cce_mode != R128_PM4_192BM) && in r128_do_init_cce()
387 (init->cce_mode != R128_PM4_128BM_64INDBM) && in r128_do_init_cce()
388 (init->cce_mode != R128_PM4_64BM_128INDBM) && in r128_do_init_cce()
389 (init->cce_mode != R128_PM4_64BM_64VCBM_64INDBM)) { in r128_do_init_cce()
396 switch (init->cce_mode) { in r128_do_init_cce()
417 switch (init->fb_bpp) { in r128_do_init_cce()
[all …]
/linux-4.1.27/drivers/gpu/drm/mga/
Dmga_ioc32.c64 drm_mga_init_t __user *init; in compat_mga_init() local
70 init = compat_alloc_user_space(sizeof(*init)); in compat_mga_init()
71 if (!access_ok(VERIFY_WRITE, init, sizeof(*init)) in compat_mga_init()
72 || __put_user(init32.func, &init->func) in compat_mga_init()
73 || __put_user(init32.sarea_priv_offset, &init->sarea_priv_offset) in compat_mga_init()
74 || __put_user(init32.chipset, &init->chipset) in compat_mga_init()
75 || __put_user(init32.sgram, &init->sgram) in compat_mga_init()
76 || __put_user(init32.maccess, &init->maccess) in compat_mga_init()
77 || __put_user(init32.fb_cpp, &init->fb_cpp) in compat_mga_init()
78 || __put_user(init32.front_offset, &init->front_offset) in compat_mga_init()
[all …]
Dmga_dma.c784 static int mga_do_init_dma(struct drm_device *dev, drm_mga_init_t *init) in mga_do_init_dma() argument
792 if (init->sgram) in mga_do_init_dma()
796 dev_priv->maccess = init->maccess; in mga_do_init_dma()
798 dev_priv->fb_cpp = init->fb_cpp; in mga_do_init_dma()
799 dev_priv->front_offset = init->front_offset; in mga_do_init_dma()
800 dev_priv->front_pitch = init->front_pitch; in mga_do_init_dma()
801 dev_priv->back_offset = init->back_offset; in mga_do_init_dma()
802 dev_priv->back_pitch = init->back_pitch; in mga_do_init_dma()
804 dev_priv->depth_cpp = init->depth_cpp; in mga_do_init_dma()
805 dev_priv->depth_offset = init->depth_offset; in mga_do_init_dma()
[all …]
/linux-4.1.27/drivers/clk/qcom/
Dgcc-msm8974.c74 .clkr.hw.init = &(struct clk_init_data){
85 .hw.init = &(struct clk_init_data){
97 .clkr.hw.init = &(struct clk_init_data){
109 .clkr.hw.init = &(struct clk_init_data){
121 .clkr.hw.init = &(struct clk_init_data){
137 .clkr.hw.init = &(struct clk_init_data){
148 .hw.init = &(struct clk_init_data){
164 .clkr.hw.init = &(struct clk_init_data){
175 .hw.init = &(struct clk_init_data){
194 .clkr.hw.init = &(struct clk_init_data){
[all …]
Dgcc-apq8084.c118 .clkr.hw.init = &(struct clk_init_data){
129 .hw.init = &(struct clk_init_data){
141 .clkr.hw.init = &(struct clk_init_data){
153 .clkr.hw.init = &(struct clk_init_data){
165 .clkr.hw.init = &(struct clk_init_data){
181 .clkr.hw.init = &(struct clk_init_data){
192 .hw.init = &(struct clk_init_data){
208 .clkr.hw.init = &(struct clk_init_data){
219 .hw.init = &(struct clk_init_data){
240 .clkr.hw.init = &(struct clk_init_data){
[all …]
Dmmcc-msm8974.c196 .clkr.hw.init = &(struct clk_init_data){
207 .hw.init = &(struct clk_init_data){
223 .clkr.hw.init = &(struct clk_init_data){
234 .hw.init = &(struct clk_init_data){
249 .clkr.hw.init = &(struct clk_init_data){
265 .clkr.hw.init = &(struct clk_init_data){
277 .clkr.hw.init = &(struct clk_init_data){
302 .clkr.hw.init = &(struct clk_init_data){
326 .clkr.hw.init = &(struct clk_init_data){
345 .clkr.hw.init = &(struct clk_init_data){
[all …]
Dmmcc-apq8084.c231 .clkr.hw.init = &(struct clk_init_data){
242 .hw.init = &(struct clk_init_data){
258 .clkr.hw.init = &(struct clk_init_data){
269 .hw.init = &(struct clk_init_data){
284 .clkr.hw.init = &(struct clk_init_data){
300 .clkr.hw.init = &(struct clk_init_data){
315 .clkr.hw.init = &(struct clk_init_data){
327 .clkr.hw.init = &(struct clk_init_data){
352 .clkr.hw.init = &(struct clk_init_data){
376 .clkr.hw.init = &(struct clk_init_data){
[all …]
Dgcc-msm8916.c203 .clkr.hw.init = &(struct clk_init_data){
214 .hw.init = &(struct clk_init_data){
230 .clkr.hw.init = &(struct clk_init_data){
241 .hw.init = &(struct clk_init_data){
257 .clkr.hw.init = &(struct clk_init_data){
268 .hw.init = &(struct clk_init_data){
284 .clkr.hw.init = &(struct clk_init_data){
295 .hw.init = &(struct clk_init_data){
307 .clkr.hw.init = &(struct clk_init_data){
319 .clkr.hw.init = &(struct clk_init_data){
[all …]
Dgcc-ipq806x.c43 .clkr.hw.init = &(struct clk_init_data){
54 .hw.init = &(struct clk_init_data){
70 .clkr.hw.init = &(struct clk_init_data){
81 .hw.init = &(struct clk_init_data){
97 .clkr.hw.init = &(struct clk_init_data){
108 .hw.init = &(struct clk_init_data){
124 .clkr.hw.init = &(struct clk_init_data){
135 .hw.init = &(struct clk_init_data){
241 .hw.init = &(struct clk_init_data){
257 .hw.init = &(struct clk_init_data){
[all …]
Dgcc-msm8660.c43 .clkr.hw.init = &(struct clk_init_data){
54 .hw.init = &(struct clk_init_data){
131 .hw.init = &(struct clk_init_data){
147 .hw.init = &(struct clk_init_data){
182 .hw.init = &(struct clk_init_data){
198 .hw.init = &(struct clk_init_data){
233 .hw.init = &(struct clk_init_data){
249 .hw.init = &(struct clk_init_data){
284 .hw.init = &(struct clk_init_data){
300 .hw.init = &(struct clk_init_data){
[all …]
Dgcc-msm8960.c43 .clkr.hw.init = &(struct clk_init_data){
54 .hw.init = &(struct clk_init_data){
70 .clkr.hw.init = &(struct clk_init_data){
81 .hw.init = &(struct clk_init_data){
97 .clkr.hw.init = &(struct clk_init_data){
108 .hw.init = &(struct clk_init_data){
198 .hw.init = &(struct clk_init_data){
214 .hw.init = &(struct clk_init_data){
249 .hw.init = &(struct clk_init_data){
265 .hw.init = &(struct clk_init_data){
[all …]
Dmmcc-msm8960.c95 .clkr.hw.init = &(struct clk_init_data){
111 .clkr.hw.init = &(struct clk_init_data){
172 .hw.init = &(struct clk_init_data){
187 .hw.init = &(struct clk_init_data){
221 .hw.init = &(struct clk_init_data){
236 .hw.init = &(struct clk_init_data){
270 .hw.init = &(struct clk_init_data){
285 .hw.init = &(struct clk_init_data){
325 .hw.init = &(struct clk_init_data){
340 .hw.init = &(struct clk_init_data){
[all …]
Dlcc-msm8960.c42 .clkr.hw.init = &(struct clk_init_data){
120 .hw.init = &(struct clk_init_data){
141 .hw.init = &(struct clk_init_data){
158 .hw.init = &(struct clk_init_data){
174 .hw.init = &(struct clk_init_data){
189 .hw.init = &(struct clk_init_data){
226 .hw.init = &(struct clk_init_data){ \
247 .hw.init = &(struct clk_init_data){ \
262 .hw.init = &(struct clk_init_data){ \
278 .hw.init = &(struct clk_init_data){ \
[all …]
Dlcc-ipq806x.c42 .clkr.hw.init = &(struct clk_init_data){
139 .hw.init = &(struct clk_init_data){
160 .hw.init = &(struct clk_init_data){
175 .hw.init = &(struct clk_init_data){
191 .hw.init = &(struct clk_init_data){
207 .hw.init = &(struct clk_init_data){
253 .hw.init = &(struct clk_init_data){
270 .hw.init = &(struct clk_init_data){
285 .hw.init = &(struct clk_init_data){
333 .hw.init = &(struct clk_init_data){
[all …]
/linux-4.1.27/arch/um/include/asm/
Dcommon.lds.S23 .uml.setup.init : {
25 *(.uml.setup.init)
29 .uml.help.init : {
31 *(.uml.help.init)
35 .uml.postsetup.init : {
37 *(.uml.postsetup.init)
41 .init.setup : {
47 .initcall.init : {
51 .con_initcall.init : {
55 .uml.initcall.init : {
[all …]
/linux-4.1.27/arch/microblaze/kernel/
Dvmlinux.lds.S95 .init.data : AT(ADDR(.init.data) - LOAD_OFFSET) {
100 .init.ivt : AT(ADDR(.init.ivt) - LOAD_OFFSET) {
102 *(.init.ivt)
106 .init.setup : AT(ADDR(.init.setup) - LOAD_OFFSET) {
110 .initcall.init : AT(ADDR(.initcall.init) - LOAD_OFFSET ) {
114 .con_initcall.init : AT(ADDR(.con_initcall.init) - LOAD_OFFSET) {
122 .init.ramfs : AT(ADDR(.init.ramfs) - LOAD_OFFSET) {
/linux-4.1.27/drivers/clk/ti/
Dapll.c155 kfree(clk_hw->hw.init->parent_names); in omap_clk_register_apll()
156 kfree(clk_hw->hw.init); in omap_clk_register_apll()
162 kfree(clk_hw->hw.init->parent_names); in omap_clk_register_apll()
163 kfree(clk_hw->hw.init); in omap_clk_register_apll()
171 struct clk_init_data *init = NULL; in of_dra7_apll_setup() local
177 init = kzalloc(sizeof(*init), GFP_KERNEL); in of_dra7_apll_setup()
178 if (!ad || !clk_hw || !init) in of_dra7_apll_setup()
182 clk_hw->hw.init = init; in of_dra7_apll_setup()
185 init->name = node->name; in of_dra7_apll_setup()
186 init->ops = &apll_ck_ops; in of_dra7_apll_setup()
[all …]
Ddpll.c167 kfree(clk_hw->hw.init->parent_names); in _register_dpll()
168 kfree(clk_hw->hw.init); in _register_dpll()
174 kfree(clk_hw->hw.init->parent_names); in _register_dpll()
175 kfree(clk_hw->hw.init); in _register_dpll()
196 struct clk_init_data init = { NULL }; in ti_clk_register_dpll() local
224 clk_hw->hw.init = &init; in ti_clk_register_dpll()
227 init.name = setup->name; in ti_clk_register_dpll()
228 init.ops = ops; in ti_clk_register_dpll()
230 init.num_parents = dpll->num_parents; in ti_clk_register_dpll()
231 init.parent_names = dpll->parents; in ti_clk_register_dpll()
[all …]
Dfapll.c497 struct clk_init_data *init; in ti_fapll_synth_setup() local
500 init = kzalloc(sizeof(*init), GFP_KERNEL); in ti_fapll_synth_setup()
501 if (!init) in ti_fapll_synth_setup()
504 init->ops = &ti_fapll_synt_ops; in ti_fapll_synth_setup()
505 init->name = name; in ti_fapll_synth_setup()
506 init->parent_names = &parent; in ti_fapll_synth_setup()
507 init->num_parents = 1; in ti_fapll_synth_setup()
518 synth->hw.init = init; in ti_fapll_synth_setup()
525 kfree(init); in ti_fapll_synth_setup()
533 struct clk_init_data *init = NULL; in ti_fapll_setup() local
[all …]
Dinterface.c29 .init = &omap2_init_clk_clkdm,
40 struct clk_init_data init = { NULL }; in _register_interface() local
48 clk_hw->hw.init = &init; in _register_interface()
54 init.name = name; in _register_interface()
55 init.ops = &ti_interface_clk_ops; in _register_interface()
56 init.flags = 0; in _register_interface()
58 init.num_parents = 1; in _register_interface()
59 init.parent_names = &parent_name; in _register_interface()
Dgate.c35 .init = &omap2_init_clk_clkdm,
41 .init = &omap2_init_clk_clkdm,
48 .init = &omap2_init_clk_clkdm,
101 struct clk_init_data init = { NULL }; in _register_gate() local
109 clk_hw->hw.init = &init; in _register_gate()
111 init.name = name; in _register_gate()
112 init.ops = ops; in _register_gate()
120 init.parent_names = &parent_name; in _register_gate()
121 init.num_parents = 1; in _register_gate()
123 init.flags = flags; in _register_gate()
Dclk-dra7-atl.c170 struct clk_init_data init = { 0 }; in of_dra7_atl_clock_setup() local
180 clk_hw->hw.init = &init; in of_dra7_atl_clock_setup()
182 init.name = node->name; in of_dra7_atl_clock_setup()
183 init.ops = &atl_clk_ops; in of_dra7_atl_clock_setup()
184 init.flags = CLK_IGNORE_UNUSED; in of_dra7_atl_clock_setup()
185 init.num_parents = of_clk_get_parent_count(node); in of_dra7_atl_clock_setup()
187 if (init.num_parents != 1) { in of_dra7_atl_clock_setup()
200 init.parent_names = parent_names; in of_dra7_atl_clock_setup()
Dmux.c116 struct clk_init_data init; in _register_mux() local
125 init.name = name; in _register_mux()
126 init.ops = &ti_clk_mux_ops; in _register_mux()
127 init.flags = flags | CLK_IS_BASIC; in _register_mux()
128 init.parent_names = parent_names; in _register_mux()
129 init.num_parents = num_parents; in _register_mux()
138 mux->hw.init = &init; in _register_mux()
/linux-4.1.27/drivers/clk/at91/
Dclk-slow.c130 struct clk_init_data init; in at91_clk_register_slow_osc() local
139 init.name = name; in at91_clk_register_slow_osc()
140 init.ops = &slow_osc_ops; in at91_clk_register_slow_osc()
141 init.parent_names = &parent_name; in at91_clk_register_slow_osc()
142 init.num_parents = 1; in at91_clk_register_slow_osc()
143 init.flags = CLK_IGNORE_UNUSED; in at91_clk_register_slow_osc()
145 osc->hw.init = &init; in at91_clk_register_slow_osc()
242 struct clk_init_data init; in at91_clk_register_slow_rc_osc() local
251 init.name = name; in at91_clk_register_slow_rc_osc()
252 init.ops = &slow_rc_osc_ops; in at91_clk_register_slow_rc_osc()
[all …]
Dclk-usb.c205 struct clk_init_data init; in at91sam9x5_clk_register_usb() local
211 init.name = name; in at91sam9x5_clk_register_usb()
212 init.ops = &at91sam9x5_usb_ops; in at91sam9x5_clk_register_usb()
213 init.parent_names = parent_names; in at91sam9x5_clk_register_usb()
214 init.num_parents = num_parents; in at91sam9x5_clk_register_usb()
215 init.flags = CLK_SET_RATE_GATE | CLK_SET_PARENT_GATE | in at91sam9x5_clk_register_usb()
218 usb->hw.init = &init; in at91sam9x5_clk_register_usb()
234 struct clk_init_data init; in at91sam9n12_clk_register_usb() local
240 init.name = name; in at91sam9n12_clk_register_usb()
241 init.ops = &at91sam9n12_usb_ops; in at91sam9n12_clk_register_usb()
[all …]
Dclk-main.c151 struct clk_init_data init; in at91_clk_register_main_osc() local
160 init.name = name; in at91_clk_register_main_osc()
161 init.ops = &main_osc_ops; in at91_clk_register_main_osc()
162 init.parent_names = &parent_name; in at91_clk_register_main_osc()
163 init.num_parents = 1; in at91_clk_register_main_osc()
164 init.flags = CLK_IGNORE_UNUSED; in at91_clk_register_main_osc()
166 osc->hw.init = &init; in at91_clk_register_main_osc()
303 struct clk_init_data init; in at91_clk_register_main_rc_osc() local
312 init.name = name; in at91_clk_register_main_rc_osc()
313 init.ops = &main_rc_osc_ops; in at91_clk_register_main_rc_osc()
[all …]
Dclk-h32mx.c99 struct clk_init_data init; in of_sama5d4_clk_h32mx_setup() local
109 init.name = np->name; in of_sama5d4_clk_h32mx_setup()
110 init.ops = &h32mx_ops; in of_sama5d4_clk_h32mx_setup()
111 init.parent_names = parent_name ? &parent_name : NULL; in of_sama5d4_clk_h32mx_setup()
112 init.num_parents = parent_name ? 1 : 0; in of_sama5d4_clk_h32mx_setup()
113 init.flags = CLK_SET_RATE_GATE; in of_sama5d4_clk_h32mx_setup()
115 h32mxclk->hw.init = &init; in of_sama5d4_clk_h32mx_setup()
Dclk-plldiv.c88 struct clk_init_data init; in at91_clk_register_plldiv() local
94 init.name = name; in at91_clk_register_plldiv()
95 init.ops = &plldiv_ops; in at91_clk_register_plldiv()
96 init.parent_names = parent_name ? &parent_name : NULL; in at91_clk_register_plldiv()
97 init.num_parents = parent_name ? 1 : 0; in at91_clk_register_plldiv()
98 init.flags = CLK_SET_RATE_GATE; in at91_clk_register_plldiv()
100 plldiv->hw.init = &init; in at91_clk_register_plldiv()
Dclk-peripheral.c109 struct clk_init_data init; in at91_clk_register_peripheral() local
118 init.name = name; in at91_clk_register_peripheral()
119 init.ops = &peripheral_ops; in at91_clk_register_peripheral()
120 init.parent_names = (parent_name ? &parent_name : NULL); in at91_clk_register_peripheral()
121 init.num_parents = (parent_name ? 1 : 0); in at91_clk_register_peripheral()
122 init.flags = 0; in at91_clk_register_peripheral()
125 periph->hw.init = &init; in at91_clk_register_peripheral()
319 struct clk_init_data init; in at91_clk_register_sam9x5_peripheral() local
328 init.name = name; in at91_clk_register_sam9x5_peripheral()
329 init.ops = &sam9x5_peripheral_ops; in at91_clk_register_sam9x5_peripheral()
[all …]
Dclk-utmi.c102 struct clk_init_data init; in at91_clk_register_utmi() local
108 init.name = name; in at91_clk_register_utmi()
109 init.ops = &utmi_ops; in at91_clk_register_utmi()
110 init.parent_names = parent_name ? &parent_name : NULL; in at91_clk_register_utmi()
111 init.num_parents = parent_name ? 1 : 0; in at91_clk_register_utmi()
112 init.flags = CLK_SET_RATE_GATE; in at91_clk_register_utmi()
114 utmi->hw.init = &init; in at91_clk_register_utmi()
Dclk-smd.c122 struct clk_init_data init; in at91sam9x5_clk_register_smd() local
128 init.name = name; in at91sam9x5_clk_register_smd()
129 init.ops = &at91sam9x5_smd_ops; in at91sam9x5_clk_register_smd()
130 init.parent_names = parent_names; in at91sam9x5_clk_register_smd()
131 init.num_parents = num_parents; in at91sam9x5_clk_register_smd()
132 init.flags = CLK_SET_RATE_GATE | CLK_SET_PARENT_GATE; in at91sam9x5_clk_register_smd()
134 smd->hw.init = &init; in at91sam9x5_clk_register_smd()
Dclk-system.c108 struct clk_init_data init; in at91_clk_register_system() local
118 init.name = name; in at91_clk_register_system()
119 init.ops = &system_ops; in at91_clk_register_system()
120 init.parent_names = &parent_name; in at91_clk_register_system()
121 init.num_parents = 1; in at91_clk_register_system()
122 init.flags = CLK_SET_RATE_PARENT; in at91_clk_register_system()
125 sys->hw.init = &init; in at91_clk_register_system()
Dclk-master.c144 struct clk_init_data init; in at91_clk_register_master() local
153 init.name = name; in at91_clk_register_master()
154 init.ops = &master_ops; in at91_clk_register_master()
155 init.parent_names = parent_names; in at91_clk_register_master()
156 init.num_parents = num_parents; in at91_clk_register_master()
157 init.flags = 0; in at91_clk_register_master()
159 master->hw.init = &init; in at91_clk_register_master()
Dclk-programmable.c182 struct clk_init_data init; in at91_clk_register_programmable() local
191 init.name = name; in at91_clk_register_programmable()
192 init.ops = &programmable_ops; in at91_clk_register_programmable()
193 init.parent_names = parent_names; in at91_clk_register_programmable()
194 init.num_parents = num_parents; in at91_clk_register_programmable()
195 init.flags = CLK_SET_RATE_GATE | CLK_SET_PARENT_GATE; in at91_clk_register_programmable()
199 prog->hw.init = &init; in at91_clk_register_programmable()
/linux-4.1.27/drivers/clk/
Dclk-rk808.c94 struct clk_init_data init = {}; in rk808_clkout_probe() local
110 init.flags = CLK_IS_ROOT; in rk808_clkout_probe()
111 init.parent_names = NULL; in rk808_clkout_probe()
112 init.num_parents = 0; in rk808_clkout_probe()
113 init.name = "rk808-clkout1"; in rk808_clkout_probe()
114 init.ops = &rk808_clkout1_ops; in rk808_clkout_probe()
115 rk808_clkout->clkout1_hw.init = &init; in rk808_clkout_probe()
119 0, &init.name); in rk808_clkout_probe()
126 init.name = "rk808-clkout2"; in rk808_clkout_probe()
127 init.ops = &rk808_clkout2_ops; in rk808_clkout_probe()
[all …]
Dclk-axm5516.c146 .aclk.hw.init = &(struct clk_init_data){
158 .aclk.hw.init = &(struct clk_init_data){
170 .aclk.hw.init = &(struct clk_init_data){
182 .aclk.hw.init = &(struct clk_init_data){
194 .aclk.hw.init = &(struct clk_init_data){
210 .aclk.hw.init = &(struct clk_init_data){
224 .aclk.hw.init = &(struct clk_init_data){
238 .aclk.hw.init = &(struct clk_init_data){
252 .aclk.hw.init = &(struct clk_init_data){
266 .aclk.hw.init = &(struct clk_init_data){
[all …]
Dclk-si5351.c1301 struct clk_init_data init; in si5351_i2c_probe() local
1409 memset(&init, 0, sizeof(init)); in si5351_i2c_probe()
1410 init.name = si5351_input_names[0]; in si5351_i2c_probe()
1411 init.ops = &si5351_xtal_ops; in si5351_i2c_probe()
1412 init.flags = 0; in si5351_i2c_probe()
1415 init.parent_names = &drvdata->pxtal_name; in si5351_i2c_probe()
1416 init.num_parents = 1; in si5351_i2c_probe()
1418 drvdata->xtal.init = &init; in si5351_i2c_probe()
1421 dev_err(&client->dev, "unable to register %s\n", init.name); in si5351_i2c_probe()
1428 memset(&init, 0, sizeof(init)); in si5351_i2c_probe()
[all …]
Dclk-max-gen.c101 ret = clk_register_clkdev(clk, hw->init->name, NULL); in max_gen_clk_register()
117 struct clk_init_data *init; in max_gen_clk_probe() local
133 init = devm_kzalloc(dev, sizeof(*init), GFP_KERNEL); in max_gen_clk_probe()
134 if (!init) in max_gen_clk_probe()
141 init->name = clk_name; in max_gen_clk_probe()
143 init->name = clks_init[i].name; in max_gen_clk_probe()
145 init->ops = clks_init[i].ops; in max_gen_clk_probe()
146 init->flags = clks_init[i].flags; in max_gen_clk_probe()
148 max_gen_clks[i].hw.init = init; in max_gen_clk_probe()
154 max_gen_clks[i].hw.init->name); in max_gen_clk_probe()
Dclk-fixed-rate.c65 struct clk_init_data init; in clk_register_fixed_rate_with_accuracy() local
74 init.name = name; in clk_register_fixed_rate_with_accuracy()
75 init.ops = &clk_fixed_rate_ops; in clk_register_fixed_rate_with_accuracy()
76 init.flags = flags | CLK_IS_BASIC; in clk_register_fixed_rate_with_accuracy()
77 init.parent_names = (parent_name ? &parent_name: NULL); in clk_register_fixed_rate_with_accuracy()
78 init.num_parents = (parent_name ? 1 : 0); in clk_register_fixed_rate_with_accuracy()
83 fixed->hw.init = &init; in clk_register_fixed_rate_with_accuracy()
Dclk-fixed-factor.c73 struct clk_init_data init; in clk_register_fixed_factor() local
85 fix->hw.init = &init; in clk_register_fixed_factor()
87 init.name = name; in clk_register_fixed_factor()
88 init.ops = &clk_fixed_factor_ops; in clk_register_fixed_factor()
89 init.flags = flags | CLK_IS_BASIC; in clk_register_fixed_factor()
90 init.parent_names = &parent_name; in clk_register_fixed_factor()
91 init.num_parents = 1; in clk_register_fixed_factor()
Dclk-gate.c128 struct clk_init_data init; in clk_register_gate() local
144 init.name = name; in clk_register_gate()
145 init.ops = &clk_gate_ops; in clk_register_gate()
146 init.flags = flags | CLK_IS_BASIC; in clk_register_gate()
147 init.parent_names = (parent_name ? &parent_name: NULL); in clk_register_gate()
148 init.num_parents = (parent_name ? 1 : 0); in clk_register_gate()
155 gate->hw.init = &init; in clk_register_gate()
Dclk-ls1x.c58 struct clk_init_data init; in clk_register_pll() local
67 init.name = name; in clk_register_pll()
68 init.ops = &ls1x_pll_clk_ops; in clk_register_pll()
69 init.flags = flags | CLK_IS_BASIC; in clk_register_pll()
70 init.parent_names = (parent_name ? &parent_name : NULL); in clk_register_pll()
71 init.num_parents = (parent_name ? 1 : 0); in clk_register_pll()
72 hw->init = &init; in clk_register_pll()
Dclk-mb86s7x.c185 struct clk_init_data init; in crg11_get() local
217 init.name = clkp; in crg11_get()
218 init.num_parents = 0; in crg11_get()
219 init.ops = &crg_port_ops; in crg11_get()
220 init.flags = CLK_IS_ROOT; in crg11_get()
221 crgclk->hw.init = &init; in crg11_get()
332 struct clk_init_data init; in mb86s7x_clclk_register() local
339 clc->hw.init = &init; in mb86s7x_clclk_register()
342 init.name = dev_name(cpu_dev); in mb86s7x_clclk_register()
343 init.ops = &clk_clc_ops; in mb86s7x_clclk_register()
[all …]
Dclk-mux.c123 struct clk_init_data init; in clk_register_mux_table() local
141 init.name = name; in clk_register_mux_table()
143 init.ops = &clk_mux_ro_ops; in clk_register_mux_table()
145 init.ops = &clk_mux_ops; in clk_register_mux_table()
146 init.flags = flags | CLK_IS_BASIC; in clk_register_mux_table()
147 init.parent_names = parent_names; in clk_register_mux_table()
148 init.num_parents = num_parents; in clk_register_mux_table()
157 mux->hw.init = &init; in clk_register_mux_table()
Dclk-pwm.c59 struct clk_init_data init; in clk_pwm_probe() local
96 init.name = clk_name; in clk_pwm_probe()
97 init.ops = &clk_pwm_ops; in clk_pwm_probe()
98 init.flags = CLK_IS_BASIC | CLK_IS_ROOT; in clk_pwm_probe()
99 init.num_parents = 0; in clk_pwm_probe()
102 clk_pwm->hw.init = &init; in clk_pwm_probe()
Dclk-fractional-divider.c108 struct clk_init_data init; in clk_register_fractional_divider() local
117 init.name = name; in clk_register_fractional_divider()
118 init.ops = &clk_fractional_divider_ops; in clk_register_fractional_divider()
119 init.flags = flags | CLK_IS_BASIC; in clk_register_fractional_divider()
120 init.parent_names = parent_name ? &parent_name : NULL; in clk_register_fractional_divider()
121 init.num_parents = parent_name ? 1 : 0; in clk_register_fractional_divider()
130 fd->hw.init = &init; in clk_register_fractional_divider()
Dclk-gpio-gate.c78 struct clk_init_data init = { NULL }; in clk_register_gpio_gate() local
109 init.name = name; in clk_register_gpio_gate()
110 init.ops = &clk_gpio_gate_ops; in clk_register_gpio_gate()
111 init.flags = flags | CLK_IS_BASIC; in clk_register_gpio_gate()
112 init.parent_names = (parent_name ? &parent_name : NULL); in clk_register_gpio_gate()
113 init.num_parents = (parent_name ? 1 : 0); in clk_register_gpio_gate()
116 clk_gpio->hw.init = &init; in clk_register_gpio_gate()
Dclk-nomadik.c263 struct clk_init_data init; in pll_clk_register() local
276 init.name = name; in pll_clk_register()
277 init.ops = &pll_clk_ops; in pll_clk_register()
278 init.parent_names = (parent_name ? &parent_name : NULL); in pll_clk_register()
279 init.num_parents = (parent_name ? 1 : 0); in pll_clk_register()
280 pll->hw.init = &init; in pll_clk_register()
355 struct clk_init_data init; in src_clk_register() local
363 init.name = name; in src_clk_register()
364 init.ops = &src_clk_ops; in src_clk_register()
367 init.flags = CLK_IGNORE_UNUSED; in src_clk_register()
[all …]
Dclk-xgene.c134 struct clk_init_data init; in xgene_register_clk_pll() local
143 init.name = name; in xgene_register_clk_pll()
144 init.ops = &xgene_clk_pll_ops; in xgene_register_clk_pll()
145 init.flags = flags; in xgene_register_clk_pll()
146 init.parent_names = parent_name ? &parent_name : NULL; in xgene_register_clk_pll()
147 init.num_parents = parent_name ? 1 : 0; in xgene_register_clk_pll()
154 apmclk->hw.init = &init; in xgene_register_clk_pll()
404 struct clk_init_data init; in xgene_register_clk() local
414 init.name = name; in xgene_register_clk()
415 init.ops = &xgene_clk_ops; in xgene_register_clk()
[all …]
Dclk-vt8500.c239 struct clk_init_data init; in vtwm_device_clk_init() local
281 init.ops = &vt8500_gated_clk_ops; in vtwm_device_clk_init()
284 init.ops = &vt8500_divisor_clk_ops; in vtwm_device_clk_init()
287 init.ops = &vt8500_gated_divisor_clk_ops; in vtwm_device_clk_init()
296 init.name = clk_name; in vtwm_device_clk_init()
297 init.flags = 0; in vtwm_device_clk_init()
299 init.parent_names = &parent_name; in vtwm_device_clk_init()
300 init.num_parents = 1; in vtwm_device_clk_init()
302 dev_clk->hw.init = &init; in vtwm_device_clk_init()
657 struct clk_init_data init; in vtwm_pll_clk_init() local
[all …]
Dclk-u300.c701 struct clk_init_data init; in syscon_clk_register() local
709 init.name = name; in syscon_clk_register()
710 init.ops = &syscon_clk_ops; in syscon_clk_register()
711 init.flags = flags; in syscon_clk_register()
712 init.parent_names = (parent_name ? &parent_name : NULL); in syscon_clk_register()
713 init.num_parents = (parent_name ? 1 : 0); in syscon_clk_register()
714 sclk->hw.init = &init; in syscon_clk_register()
1119 struct clk_init_data init; in mclk_clk_register() local
1127 init.name = "mclk"; in mclk_clk_register()
1128 init.ops = &mclk_ops; in mclk_clk_register()
[all …]
Dclk-composite.c198 struct clk_init_data init; in clk_register_composite() local
208 init.name = name; in clk_register_composite()
209 init.flags = flags | CLK_IS_BASIC; in clk_register_composite()
210 init.parent_names = parent_names; in clk_register_composite()
211 init.num_parents = num_parents; in clk_register_composite()
272 init.ops = clk_composite_ops; in clk_register_composite()
273 composite->hw.init = &init; in clk_register_composite()
Dclk-highbank.c281 struct clk_init_data init; in hb_clk_init() local
301 init.name = clk_name; in hb_clk_init()
302 init.ops = ops; in hb_clk_init()
303 init.flags = 0; in hb_clk_init()
305 init.parent_names = &parent_name; in hb_clk_init()
306 init.num_parents = 1; in hb_clk_init()
308 hb_clk->hw.init = &init; in hb_clk_init()
Dclk-qoriq.c70 struct clk_init_data init; in core_mux_init() local
130 init.name = clk_name; in core_mux_init()
131 init.ops = &cmux_ops; in core_mux_init()
132 init.parent_names = parent_names; in core_mux_init()
133 init.num_parents = count; in core_mux_init()
134 init.flags = 0; in core_mux_init()
135 cmux_clk->hw.init = &init; in core_mux_init()
Dclk-si570.c409 struct clk_init_data init; in si570_probe() local
419 init.ops = &si570_clk_ops; in si570_probe()
420 init.flags = CLK_IS_ROOT; in si570_probe()
421 init.num_parents = 0; in si570_probe()
422 data->hw.init = &init; in si570_probe()
443 &init.name)) in si570_probe()
444 init.name = client->dev.of_node->name; in si570_probe()
Dclk-cdce706.c454 struct clk_init_data *init) in cdce706_register_hw() argument
459 init->name = clk_names[i]; in cdce706_register_hw()
462 hw->hw.init = init; in cdce706_register_hw()
476 struct clk_init_data init = { in cdce706_register_clkin() local
510 cdce706_clkin_name, &init); in cdce706_register_clkin()
516 struct clk_init_data init = { in cdce706_register_plls() local
552 cdce706_pll_name, &init); in cdce706_register_plls()
558 struct clk_init_data init = { in cdce706_register_dividers() local
588 cdce706_divider_name, &init); in cdce706_register_dividers()
594 struct clk_init_data init = { in cdce706_register_clkouts() local
[all …]
Dclk-axi-clkgen.c488 struct clk_init_data init; in axi_clkgen_probe() local
520 init.name = clk_name; in axi_clkgen_probe()
521 init.ops = &axi_clkgen_ops; in axi_clkgen_probe()
522 init.flags = CLK_SET_RATE_GATE; in axi_clkgen_probe()
523 init.parent_names = &parent_name; in axi_clkgen_probe()
524 init.num_parents = 1; in axi_clkgen_probe()
528 axi_clkgen->clk_hw.init = &init; in axi_clkgen_probe()
/linux-4.1.27/arch/arm/mach-imx/
Dclk-busy.c87 struct clk_init_data init; in imx_clk_busy_divider() local
102 init.name = name; in imx_clk_busy_divider()
103 init.ops = &clk_busy_divider_ops; in imx_clk_busy_divider()
104 init.flags = CLK_SET_RATE_PARENT; in imx_clk_busy_divider()
105 init.parent_names = &parent_name; in imx_clk_busy_divider()
106 init.num_parents = 1; in imx_clk_busy_divider()
108 busy->div.hw.init = &init; in imx_clk_busy_divider()
161 struct clk_init_data init; in imx_clk_busy_mux() local
176 init.name = name; in imx_clk_busy_mux()
177 init.ops = &clk_busy_mux_ops; in imx_clk_busy_mux()
[all …]
Dclk-gate-exclusive.c67 struct clk_init_data init; in imx_clk_gate_exclusive() local
77 init.name = name; in imx_clk_gate_exclusive()
78 init.ops = &clk_gate_exclusive_ops; in imx_clk_gate_exclusive()
79 init.flags = CLK_SET_RATE_PARENT; in imx_clk_gate_exclusive()
80 init.parent_names = parent ? &parent : NULL; in imx_clk_gate_exclusive()
81 init.num_parents = parent ? 1 : 0; in imx_clk_gate_exclusive()
86 gate->hw.init = &init; in imx_clk_gate_exclusive()
Dclk-pllv1.c105 struct clk_init_data init; in imx_clk_pllv1() local
113 init.name = name; in imx_clk_pllv1()
114 init.ops = &clk_pllv1_ops; in imx_clk_pllv1()
115 init.flags = 0; in imx_clk_pllv1()
116 init.parent_names = &parent; in imx_clk_pllv1()
117 init.num_parents = 1; in imx_clk_pllv1()
119 pll->hw.init = &init; in imx_clk_pllv1()
Dclk-cpu.c83 struct clk_init_data init; in imx_clk_cpu() local
94 init.name = name; in imx_clk_cpu()
95 init.ops = &clk_cpu_ops; in imx_clk_cpu()
96 init.flags = 0; in imx_clk_cpu()
97 init.parent_names = &parent_name; in imx_clk_cpu()
98 init.num_parents = 1; in imx_clk_cpu()
100 cpu->hw.init = &init; in imx_clk_cpu()
Dclk-fixup-mux.c80 struct clk_init_data init; in imx_clk_fixup_mux() local
89 init.name = name; in imx_clk_fixup_mux()
90 init.ops = &clk_fixup_mux_ops; in imx_clk_fixup_mux()
91 init.parent_names = parents; in imx_clk_fixup_mux()
92 init.num_parents = num_parents; in imx_clk_fixup_mux()
93 init.flags = 0; in imx_clk_fixup_mux()
99 fixup_mux->mux.hw.init = &init; in imx_clk_fixup_mux()
Dclk-pfd.c136 struct clk_init_data init; in imx_clk_pfd() local
145 init.name = name; in imx_clk_pfd()
146 init.ops = &clk_pfd_ops; in imx_clk_pfd()
147 init.flags = 0; in imx_clk_pfd()
148 init.parent_names = &parent_name; in imx_clk_pfd()
149 init.num_parents = 1; in imx_clk_pfd()
151 pfd->hw.init = &init; in imx_clk_pfd()
Dclk-fixup-div.c101 struct clk_init_data init; in imx_clk_fixup_divider() local
110 init.name = name; in imx_clk_fixup_divider()
111 init.ops = &clk_fixup_div_ops; in imx_clk_fixup_divider()
112 init.flags = CLK_SET_RATE_PARENT; in imx_clk_fixup_divider()
113 init.parent_names = parent ? &parent : NULL; in imx_clk_fixup_divider()
114 init.num_parents = parent ? 1 : 0; in imx_clk_fixup_divider()
120 fixup_div->divider.hw.init = &init; in imx_clk_fixup_divider()
Dclk-gate2.c134 struct clk_init_data init; in clk_register_gate2() local
147 init.name = name; in clk_register_gate2()
148 init.ops = &clk_gate2_ops; in clk_register_gate2()
149 init.flags = flags; in clk_register_gate2()
150 init.parent_names = parent_name ? &parent_name : NULL; in clk_register_gate2()
151 init.num_parents = parent_name ? 1 : 0; in clk_register_gate2()
153 gate->hw.init = &init; in clk_register_gate2()
Dclk-pllv2.c245 struct clk_init_data init; in imx_clk_pllv2() local
253 init.name = name; in imx_clk_pllv2()
254 init.ops = &clk_pllv2_ops; in imx_clk_pllv2()
255 init.flags = 0; in imx_clk_pllv2()
256 init.parent_names = &parent; in imx_clk_pllv2()
257 init.num_parents = 1; in imx_clk_pllv2()
259 pll->hw.init = &init; in imx_clk_pllv2()
Dclk-pllv3.c290 struct clk_init_data init; in imx_clk_pllv3() local
318 init.name = name; in imx_clk_pllv3()
319 init.ops = ops; in imx_clk_pllv3()
320 init.flags = 0; in imx_clk_pllv3()
321 init.parent_names = &parent_name; in imx_clk_pllv3()
322 init.num_parents = 1; in imx_clk_pllv3()
324 pll->hw.init = &init; in imx_clk_pllv3()
/linux-4.1.27/drivers/clk/socfpga/
Dclk-gate.c49 if (streq(hwclk->init->name, SOCFPGA_L4_MP_CLK)) { in socfpga_clk_get_parent()
53 if (streq(hwclk->init->name, SOCFPGA_L4_SP_CLK)) { in socfpga_clk_get_parent()
59 if (streq(hwclk->init->name, SOCFPGA_MMC_CLK)) in socfpga_clk_get_parent()
61 if (streq(hwclk->init->name, SOCFPGA_NAND_CLK) || in socfpga_clk_get_parent()
62 streq(hwclk->init->name, SOCFPGA_NAND_X_CLK)) in socfpga_clk_get_parent()
74 if (streq(hwclk->init->name, SOCFPGA_L4_MP_CLK)) { in socfpga_clk_set_parent()
79 } else if (streq(hwclk->init->name, SOCFPGA_L4_SP_CLK)) { in socfpga_clk_set_parent()
86 if (streq(hwclk->init->name, SOCFPGA_MMC_CLK)) { in socfpga_clk_set_parent()
89 } else if (streq(hwclk->init->name, SOCFPGA_NAND_CLK) || in socfpga_clk_set_parent()
90 streq(hwclk->init->name, SOCFPGA_NAND_X_CLK)) { in socfpga_clk_set_parent()
[all …]
Dclk-periph.c60 struct clk_init_data init; in __socfpga_periph_init() local
90 init.name = clk_name; in __socfpga_periph_init()
91 init.ops = ops; in __socfpga_periph_init()
92 init.flags = 0; in __socfpga_periph_init()
94 init.parent_names = &parent_name; in __socfpga_periph_init()
95 init.num_parents = 1; in __socfpga_periph_init()
97 periph_clk->hw.hw.init = &init; in __socfpga_periph_init()
Dclk-pll.c92 struct clk_init_data init; in __socfpga_pll_init() local
110 init.name = clk_name; in __socfpga_pll_init()
111 init.ops = ops; in __socfpga_pll_init()
112 init.flags = 0; in __socfpga_pll_init()
118 init.num_parents = i; in __socfpga_pll_init()
119 init.parent_names = parent_name; in __socfpga_pll_init()
120 pll_clk->hw.hw.init = &init; in __socfpga_pll_init()
/linux-4.1.27/drivers/gpu/drm/nouveau/
Dnouveau_abi16.c237 struct drm_nouveau_channel_alloc *init = data; in nouveau_abi16_ioctl_channel_alloc() local
255 if (init->fb_ctxdma_handle != ~0) in nouveau_abi16_ioctl_channel_alloc()
256 init->fb_ctxdma_handle = KEPLER_CHANNEL_GPFIFO_A_V0_ENGINE_GR; in nouveau_abi16_ioctl_channel_alloc()
258 init->fb_ctxdma_handle = init->tt_ctxdma_handle; in nouveau_abi16_ioctl_channel_alloc()
261 init->tt_ctxdma_handle = 0; in nouveau_abi16_ioctl_channel_alloc()
262 if (init->fb_ctxdma_handle == KEPLER_CHANNEL_GPFIFO_A_V0_ENGINE_GR) in nouveau_abi16_ioctl_channel_alloc()
263 init->tt_ctxdma_handle = 1; in nouveau_abi16_ioctl_channel_alloc()
266 if (init->fb_ctxdma_handle == ~0 || init->tt_ctxdma_handle == ~0) in nouveau_abi16_ioctl_channel_alloc()
270 init->channel = __ffs64(~abi16->handles); in nouveau_abi16_ioctl_channel_alloc()
280 abi16->handles |= (1ULL << init->channel); in nouveau_abi16_ioctl_channel_alloc()
[all …]
/linux-4.1.27/arch/um/os-Linux/drivers/
Dtuntap_kern.c22 struct tuntap_init *init = data; in tuntap_init() local
26 tpri->dev_name = init->dev_name; in tuntap_init()
27 tpri->fixed_config = (init->dev_name != NULL); in tuntap_init()
28 tpri->gate_addr = init->gate_addr; in tuntap_init()
50 .init = tuntap_init,
58 struct tuntap_init *init = data; in tuntap_setup() local
60 *init = ((struct tuntap_init) in tuntap_setup()
63 if (tap_setup_common(str, "tuntap", &init->dev_name, mac_out, in tuntap_setup()
64 &init->gate_addr)) in tuntap_setup()
Dethertap_kern.c23 struct ethertap_init *init = data; in etap_init() local
27 epri->dev_name = init->dev_name; in etap_init()
28 epri->gate_addr = init->gate_addr; in etap_init()
60 .init = etap_init,
68 struct ethertap_init *init = data; in ethertap_setup() local
70 *init = ((struct ethertap_init) in ethertap_setup()
73 if (tap_setup_common(str, "ethertap", &init->dev_name, mac_out, in ethertap_setup()
74 &init->gate_addr)) in ethertap_setup()
76 if (init->dev_name == NULL) { in ethertap_setup()
/linux-4.1.27/drivers/clk/sirf/
Dclk-common.c219 .init = &clk_pll1_init,
226 .init = &clk_pll2_init,
233 .init = &clk_pll3_init,
280 .init = &clk_usb_pll_init,
301 if (strcmp(hw->init->name, "io") == 0) in dmn_clk_get_parent()
315 if (strcmp(hw->init->name, "io") == 0) in dmn_clk_set_parent()
355 unsigned bits = (strcmp(hw->init->name, "mem") == 0) ? 3 : 4; in dmn_clk_round_rate()
377 unsigned bits = (strcmp(hw->init->name, "mem") == 0) ? 3 : 4; in dmn_clk_set_rate()
456 .init = &clk_mem_init,
471 .init = &clk_sys_init,
[all …]
Dclk-prima2.c26 .init = &clk_mmc01_init,
34 .init = &clk_mmc23_init,
42 .init = &clk_mmc45_init,
56 .init = &clk_nand_init,
Dclk-atlas6.c26 .init = &clk_mmc01_init,
34 .init = &clk_mmc23_init,
42 .init = &clk_mmc45_init,
57 .init = &clk_nand_init,
/linux-4.1.27/drivers/gpu/drm/radeon/
Dradeon_ioc32.c63 drm_radeon_init_t __user *init; in compat_radeon_cp_init() local
68 init = compat_alloc_user_space(sizeof(*init)); in compat_radeon_cp_init()
69 if (!access_ok(VERIFY_WRITE, init, sizeof(*init)) in compat_radeon_cp_init()
70 || __put_user(init32.func, &init->func) in compat_radeon_cp_init()
71 || __put_user(init32.sarea_priv_offset, &init->sarea_priv_offset) in compat_radeon_cp_init()
72 || __put_user(init32.is_pci, &init->is_pci) in compat_radeon_cp_init()
73 || __put_user(init32.cp_mode, &init->cp_mode) in compat_radeon_cp_init()
74 || __put_user(init32.gart_size, &init->gart_size) in compat_radeon_cp_init()
75 || __put_user(init32.ring_size, &init->ring_size) in compat_radeon_cp_init()
76 || __put_user(init32.usec_timeout, &init->usec_timeout) in compat_radeon_cp_init()
[all …]
Dradeon_asic.c198 .init = &r100_init,
240 .init = &r100_hpd_init,
266 .init = &r100_init,
308 .init = &r100_hpd_init,
362 .init = &r300_init,
404 .init = &r100_hpd_init,
430 .init = &r300_init,
472 .init = &r100_hpd_init,
498 .init = &r420_init,
540 .init = &r100_hpd_init,
[all …]
Dradeon_cp.c1172 static int radeon_do_init_cp(struct drm_device *dev, drm_radeon_init_t *init, in radeon_do_init_cp() argument
1187 if (init->is_pci && (dev_priv->flags & RADEON_IS_AGP)) { in radeon_do_init_cp()
1191 && !init->is_pci) { in radeon_do_init_cp()
1202 dev_priv->usec_timeout = init->usec_timeout; in radeon_do_init_cp()
1214 switch(init->func) { in radeon_do_init_cp()
1226 dev_priv->cp_mode = init->cp_mode; in radeon_do_init_cp()
1232 if ((init->cp_mode != RADEON_CSQ_PRIBM_INDDIS) && in radeon_do_init_cp()
1233 (init->cp_mode != RADEON_CSQ_PRIBM_INDBM)) { in radeon_do_init_cp()
1234 DRM_DEBUG("BAD cp_mode (%x)!\n", init->cp_mode); in radeon_do_init_cp()
1239 switch (init->fb_bpp) { in radeon_do_init_cp()
[all …]
/linux-4.1.27/drivers/clk/tegra/
Dclk-audio-sync.c61 struct clk_init_data init; in tegra_clk_register_sync_source() local
73 init.ops = &tegra_clk_sync_source_ops; in tegra_clk_register_sync_source()
74 init.name = name; in tegra_clk_register_sync_source()
75 init.flags = CLK_IS_ROOT; in tegra_clk_register_sync_source()
76 init.parent_names = NULL; in tegra_clk_register_sync_source()
77 init.num_parents = 0; in tegra_clk_register_sync_source()
80 sync->hw.init = &init; in tegra_clk_register_sync_source()
Dclk-pll-out.c97 struct clk_init_data init; in tegra_clk_register_pll_out() local
103 init.name = name; in tegra_clk_register_pll_out()
104 init.ops = &tegra_clk_pll_out_ops; in tegra_clk_register_pll_out()
105 init.parent_names = (parent_name ? &parent_name : NULL); in tegra_clk_register_pll_out()
106 init.num_parents = (parent_name ? 1 : 0); in tegra_clk_register_pll_out()
107 init.flags = flags; in tegra_clk_register_pll_out()
116 pll_out->hw.init = &init; in tegra_clk_register_pll_out()
Dclk-periph-gate.c137 struct clk_init_data init; in tegra_clk_register_periph_gate() local
150 init.name = name; in tegra_clk_register_periph_gate()
151 init.flags = flags; in tegra_clk_register_periph_gate()
152 init.parent_names = parent_name ? &parent_name : NULL; in tegra_clk_register_periph_gate()
153 init.num_parents = parent_name ? 1 : 0; in tegra_clk_register_periph_gate()
154 init.ops = &tegra_clk_periph_gate_ops; in tegra_clk_register_periph_gate()
164 gate->hw.init = &init; in tegra_clk_register_periph_gate()
Dclk-periph.c148 struct clk_init_data init; in _tegra_clk_register_periph() local
154 init.ops = &tegra_clk_periph_nodiv_ops; in _tegra_clk_register_periph()
156 init.ops = &tegra_clk_periph_no_gate_ops; in _tegra_clk_register_periph()
158 init.ops = &tegra_clk_periph_ops; in _tegra_clk_register_periph()
160 init.name = name; in _tegra_clk_register_periph()
161 init.flags = flags; in _tegra_clk_register_periph()
162 init.parent_names = parent_names; in _tegra_clk_register_periph()
163 init.num_parents = num_parents; in _tegra_clk_register_periph()
170 periph->hw.init = &init; in _tegra_clk_register_periph()
Dclk-super.c137 struct clk_init_data init; in tegra_clk_register_super_mux() local
145 init.name = name; in tegra_clk_register_super_mux()
146 init.ops = &tegra_clk_super_ops; in tegra_clk_register_super_mux()
147 init.flags = flags; in tegra_clk_register_super_mux()
148 init.parent_names = parent_names; in tegra_clk_register_super_mux()
149 init.num_parents = num_parents; in tegra_clk_register_super_mux()
159 super->hw.init = &init; in tegra_clk_register_super_mux()
Dclk-divider.c157 struct clk_init_data init; in tegra_clk_register_divider() local
166 init.name = name; in tegra_clk_register_divider()
167 init.ops = &tegra_clk_frac_div_ops; in tegra_clk_register_divider()
168 init.flags = flags; in tegra_clk_register_divider()
169 init.parent_names = parent_name ? &parent_name : NULL; in tegra_clk_register_divider()
170 init.num_parents = parent_name ? 1 : 0; in tegra_clk_register_divider()
180 divider->hw.init = &init; in tegra_clk_register_divider()
/linux-4.1.27/drivers/scsi/aacraid/
Dcomminit.c74 struct aac_init *init; in aac_alloc_comm() local
103 dev->init = (struct aac_init *)(base + fibsize + host_rrq_size); in aac_alloc_comm()
106 init = dev->init; in aac_alloc_comm()
108 init->InitStructRevision = cpu_to_le32(ADAPTER_INIT_STRUCT_REVISION); in aac_alloc_comm()
110 init->InitStructRevision = cpu_to_le32(ADAPTER_INIT_STRUCT_REVISION_4); in aac_alloc_comm()
111 init->Sa_MSIXVectors = cpu_to_le32(Sa_MINIPORT_REVISION); in aac_alloc_comm()
112 init->fsrev = cpu_to_le32(dev->fsrev); in aac_alloc_comm()
120 init->AdapterFibsVirtualAddress = 0; in aac_alloc_comm()
121 init->AdapterFibsPhysicalAddress = cpu_to_le32((u32)phys); in aac_alloc_comm()
122 init->AdapterFibsSize = cpu_to_le32(fibsize); in aac_alloc_comm()
[all …]
/linux-4.1.27/drivers/s390/char/
Dfs3270.c38 struct raw3270_request *init; /* single init request. */ member
59 return fp->active && raw3270_request_final(fp->init); in fs3270_working()
127 if (!raw3270_request_final(fp->init)) in fs3270_activate()
132 raw3270_request_set_cmd(fp->init, TC_EWRITEA); in fs3270_activate()
133 fp->init->callback = fs3270_reset_callback; in fs3270_activate()
136 raw3270_request_set_cmd(fp->init, TC_EWRITEA); in fs3270_activate()
137 raw3270_request_set_idal(fp->init, fp->rdbuf); in fs3270_activate()
138 fp->init->ccw.count = fp->rdbuf_size; in fs3270_activate()
148 fp->init->rescnt = 0; in fs3270_activate()
149 fp->init->callback = fs3270_restore_callback; in fs3270_activate()
[all …]
/linux-4.1.27/drivers/clk/versatile/
Dclk-vexpress-osc.c73 struct clk_init_data init; in vexpress_osc_probe() local
93 &init.name) != 0) in vexpress_osc_probe()
94 init.name = dev_name(&pdev->dev); in vexpress_osc_probe()
96 init.ops = &vexpress_osc_ops; in vexpress_osc_probe()
97 init.flags = CLK_IS_ROOT; in vexpress_osc_probe()
98 init.num_parents = 0; in vexpress_osc_probe()
100 osc->hw.init = &init; in vexpress_osc_probe()
108 dev_dbg(&pdev->dev, "Registered clock '%s'\n", init.name); in vexpress_osc_probe()
Dclk-icst.c132 struct clk_init_data init; in icst_clk_register() local
148 init.name = name; in icst_clk_register()
149 init.ops = &icst_ops; in icst_clk_register()
150 init.flags = CLK_IS_ROOT; in icst_clk_register()
151 init.parent_names = (parent_name ? &parent_name : NULL); in icst_clk_register()
152 init.num_parents = (parent_name ? 1 : 0); in icst_clk_register()
153 icst->hw.init = &init; in icst_clk_register()
Dclk-sp810.c143 struct clk_init_data init; in clk_sp810_of_setup() local
168 init.name = name; in clk_sp810_of_setup()
169 init.ops = &clk_sp810_timerclken_ops; in clk_sp810_of_setup()
170 init.flags = CLK_IS_BASIC; in clk_sp810_of_setup()
171 init.parent_names = parent_names; in clk_sp810_of_setup()
172 init.num_parents = ARRAY_SIZE(parent_names); in clk_sp810_of_setup()
179 sp810->timerclken[i].hw.init = &init; in clk_sp810_of_setup()
/linux-4.1.27/arch/cris/kernel/
Dvmlinux.lds.S74 .init.data : { INIT_DATA }
75 .init.setup : { INIT_SETUP(16) }
76 .initcall.init : {
80 .con_initcall.init : {
97 .init.ramfs : {
99 *(.init.ramfs)
108 .init.ramfs : {
/linux-4.1.27/drivers/gpu/drm/via/
Dvia_map.c28 static int via_do_init_map(struct drm_device *dev, drm_via_init_t *init) in via_do_init_map() argument
42 dev_priv->fb = drm_legacy_findmap(dev, init->fb_offset); in via_do_init_map()
49 dev_priv->mmio = drm_legacy_findmap(dev, init->mmio_offset); in via_do_init_map()
59 init->sarea_priv_offset); in via_do_init_map()
61 dev_priv->agpAddr = init->agpAddr; in via_do_init_map()
80 drm_via_init_t *init = data; in via_map_init() local
84 switch (init->func) { in via_map_init()
86 return via_do_init_map(dev, init); in via_map_init()
/linux-4.1.27/arch/x86/kernel/
Dvmlinux.lds.S77 init PT_LOAD FLAGS(7); /* RWE */
178 .init.begin : AT(ADDR(.init.begin) - LOAD_OFFSET) {
195 :init
200 .x86_cpu_dev.init : AT(ADDR(.x86_cpu_dev.init) - LOAD_OFFSET) {
202 *(.x86_cpu_dev.init) argument
207 .x86_intel_mid_dev.init : AT(ADDR(.x86_intel_mid_dev.init) - \
210 *(.x86_intel_mid_dev.init) argument
288 .init.end : AT(ADDR(.init.end) - LOAD_OFFSET) {
/linux-4.1.27/drivers/clk/mmp/
Dclk-apmu.c74 struct clk_init_data init; in mmp_clk_register_apmu() local
80 init.name = name; in mmp_clk_register_apmu()
81 init.ops = &clk_apmu_ops; in mmp_clk_register_apmu()
82 init.flags = CLK_SET_RATE_PARENT; in mmp_clk_register_apmu()
83 init.parent_names = (parent_name ? &parent_name : NULL); in mmp_clk_register_apmu()
84 init.num_parents = (parent_name ? 1 : 0); in mmp_clk_register_apmu()
89 apmu->hw.init = &init; in mmp_clk_register_apmu()
Dclk-gate.c103 struct clk_init_data init; in mmp_clk_register_gate() local
112 init.name = name; in mmp_clk_register_gate()
113 init.ops = &mmp_clk_gate_ops; in mmp_clk_register_gate()
114 init.flags = flags | CLK_IS_BASIC; in mmp_clk_register_gate()
115 init.parent_names = (parent_name ? &parent_name : NULL); in mmp_clk_register_gate()
116 init.num_parents = (parent_name ? 1 : 0); in mmp_clk_register_gate()
125 gate->hw.init = &init; in mmp_clk_register_gate()
Dclk-apbc.c129 struct clk_init_data init; in mmp_clk_register_apbc() local
135 init.name = name; in mmp_clk_register_apbc()
136 init.ops = &clk_apbc_ops; in mmp_clk_register_apbc()
137 init.flags = CLK_SET_RATE_PARENT; in mmp_clk_register_apbc()
138 init.parent_names = (parent_name ? &parent_name : NULL); in mmp_clk_register_apbc()
139 init.num_parents = (parent_name ? 1 : 0); in mmp_clk_register_apbc()
145 apbc->hw.init = &init; in mmp_clk_register_apbc()
Dclk-frac.c156 .init = clk_factor_init,
166 struct clk_init_data init; in mmp_clk_register_factor() local
185 factor->hw.init = &init; in mmp_clk_register_factor()
188 init.name = name; in mmp_clk_register_factor()
189 init.ops = &clk_factor_ops; in mmp_clk_register_factor()
190 init.flags = flags; in mmp_clk_register_factor()
191 init.parent_names = &parent_name; in mmp_clk_register_factor()
192 init.num_parents = 1; in mmp_clk_register_factor()
/linux-4.1.27/drivers/clk/mxs/
Dclk-pll.c94 struct clk_init_data init; in mxs_clk_pll() local
100 init.name = name; in mxs_clk_pll()
101 init.ops = &clk_pll_ops; in mxs_clk_pll()
102 init.flags = 0; in mxs_clk_pll()
103 init.parent_names = (parent_name ? &parent_name: NULL); in mxs_clk_pll()
104 init.num_parents = (parent_name ? 1 : 0); in mxs_clk_pll()
109 pll->hw.init = &init; in mxs_clk_pll()
Dclk-div.c82 struct clk_init_data init; in mxs_clk_div() local
88 init.name = name; in mxs_clk_div()
89 init.ops = &clk_div_ops; in mxs_clk_div()
90 init.flags = CLK_SET_RATE_PARENT; in mxs_clk_div()
91 init.parent_names = (parent_name ? &parent_name: NULL); in mxs_clk_div()
92 init.num_parents = (parent_name ? 1 : 0); in mxs_clk_div()
102 div->divider.hw.init = &init; in mxs_clk_div()
Dclk-frac.c116 struct clk_init_data init; in mxs_clk_frac() local
122 init.name = name; in mxs_clk_frac()
123 init.ops = &clk_frac_ops; in mxs_clk_frac()
124 init.flags = CLK_SET_RATE_PARENT; in mxs_clk_frac()
125 init.parent_names = (parent_name ? &parent_name: NULL); in mxs_clk_frac()
126 init.num_parents = (parent_name ? 1 : 0); in mxs_clk_frac()
132 frac->hw.init = &init; in mxs_clk_frac()
Dclk-ref.c133 struct clk_init_data init; in mxs_clk_ref() local
139 init.name = name; in mxs_clk_ref()
140 init.ops = &clk_ref_ops; in mxs_clk_ref()
141 init.flags = 0; in mxs_clk_ref()
142 init.parent_names = (parent_name ? &parent_name: NULL); in mxs_clk_ref()
143 init.num_parents = (parent_name ? 1 : 0); in mxs_clk_ref()
147 ref->hw.init = &init; in mxs_clk_ref()
/linux-4.1.27/drivers/video/fbdev/
Dimsttfb.c318 struct imstt_regvals init; member
430 clk_m = par->init.pclk_m; in getclkMHz()
431 clk_n = par->init.pclk_n; in getclkMHz()
432 clk_p = par->init.pclk_p; in getclkMHz()
464 par->init.pclk_m = clk_m; in setclkMHz()
465 par->init.pclk_n = clk_n; in setclkMHz()
466 par->init.pclk_p = 0; in setclkMHz()
472 struct imstt_regvals *init = &par->init; in compute_imstt_regvals_ibm() local
506 init->hes = hes; in compute_imstt_regvals_ibm()
507 init->heb = heb; in compute_imstt_regvals_ibm()
[all …]
Dauo_k1900fb.c168 struct auok190x_init_data init; in auok1900fb_probe() local
177 init.id = "auo_k1900fb"; in auok1900fb_probe()
178 init.board = board; in auok1900fb_probe()
179 init.update_partial = auok1900fb_dpy_update_pages; in auok1900fb_probe()
180 init.update_all = auok1900fb_dpy_update; in auok1900fb_probe()
181 init.need_refresh = auok1900fb_need_refresh; in auok1900fb_probe()
182 init.init = auok1900_init; in auok1900fb_probe()
184 return auok190x_common_probe(pdev, &init); in auok1900fb_probe()
Dvalkyriefb.c82 struct valkyrie_regvals *init; member
143 struct valkyrie_regvals *init; in valkyriefb_set_par() local
156 init = par->init; in valkyriefb_set_par()
157 out_8(&valkyrie_regs->mode.r, init->mode | 0x80); in valkyriefb_set_par()
159 set_valkyrie_clock(init->clock_params); in valkyriefb_set_par()
163 out_8(&valkyrie_regs->mode.r, init->mode); in valkyriefb_set_par()
201 struct valkyrie_regvals *init = par->init; in valkyriefb_blank() local
203 if (init == NULL) in valkyriefb_blank()
208 out_8(&p->valkyrie_regs->mode.r, init->mode); in valkyriefb_blank()
219 out_8(&p->valkyrie_regs->mode.r, init->mode | 0x40); in valkyriefb_blank()
[all …]
Dauo_k1901fb.c221 struct auok190x_init_data init; in auok1901fb_probe() local
230 init.id = "auo_k1901fb"; in auok1901fb_probe()
231 init.board = board; in auok1901fb_probe()
232 init.update_partial = auok1901fb_dpy_update_pages; in auok1901fb_probe()
233 init.update_all = auok1901fb_dpy_update; in auok1901fb_probe()
234 init.need_refresh = auok1901fb_need_refresh; in auok1901fb_probe()
235 init.init = auok1901_init; in auok1901fb_probe()
237 return auok190x_common_probe(pdev, &init); in auok1901fb_probe()
Dplatinumfb.c126 struct platinum_regvals *init; in platinumfb_set_par() local
137 init = platinum_reg_init[pinfo->vmode-1]; in platinumfb_set_par()
142 info->screen_base = pinfo->frame_buffer + init->fb_offset + offset; in platinumfb_set_par()
144 info->fix.smem_start = (pinfo->frame_buffer_phys) + init->fb_offset + offset; in platinumfb_set_par()
243 struct platinum_regvals *init; in set_platinum_clock() local
245 init = platinum_reg_init[pinfo->vmode-1]; in set_platinum_clock()
251 STORE_D2(7, init->clock_params[pinfo->clktype][0]); in set_platinum_clock()
252 STORE_D2(8, init->clock_params[pinfo->clktype][1]); in set_platinum_clock()
255 STORE_D2(4, init->clock_params[pinfo->clktype][0]); in set_platinum_clock()
256 STORE_D2(5, init->clock_params[pinfo->clktype][1]); in set_platinum_clock()
[all …]
/linux-4.1.27/drivers/clk/berlin/
Dberlin2-pll.c99 struct clk_init_data init; in berlin2_pll_register() local
109 pll->hw.init = &init; in berlin2_pll_register()
110 init.name = name; in berlin2_pll_register()
111 init.ops = &berlin2_pll_ops; in berlin2_pll_register()
112 init.parent_names = &parent_name; in berlin2_pll_register()
113 init.num_parents = 1; in berlin2_pll_register()
114 init.flags = flags; in berlin2_pll_register()
Dberlin2-avpll.c196 struct clk_init_data init; in berlin2_avpll_vco_register() local
204 vco->hw.init = &init; in berlin2_avpll_vco_register()
205 init.name = name; in berlin2_avpll_vco_register()
206 init.ops = &berlin2_avpll_vco_ops; in berlin2_avpll_vco_register()
207 init.parent_names = &parent_name; in berlin2_avpll_vco_register()
208 init.num_parents = 1; in berlin2_avpll_vco_register()
209 init.flags = flags; in berlin2_avpll_vco_register()
372 struct clk_init_data init; in berlin2_avpll_channel_register() local
385 ch->hw.init = &init; in berlin2_avpll_channel_register()
386 init.name = name; in berlin2_avpll_channel_register()
[all …]
/linux-4.1.27/arch/arm/kernel/
Dvmlinux.lds.S18 *(.proc.info.init) \
81 *(.alt.smp.init)
185 .init.proc.info : {
188 .init.arch.info : {
190 *(.arch.info.init)
193 .init.tagtable : {
195 *(.taglist.init)
199 .init.smpalt : {
201 *(.alt.smp.init)
205 .init.pv_table : {
[all …]
/linux-4.1.27/include/asm-generic/
Dvmlinux.lds.h187 *(.dtb.init.rodata) \
195 MEM_KEEP(init.data) \
378 MEM_KEEP(init.rodata) \
405 .security_initcall.init : AT(ADDR(.security_initcall.init) - LOAD_OFFSET) { \
407 *(.security_initcall.init) \
418 MEM_KEEP(init.text) \
502 *(.init.data) \
503 MEM_DISCARD(init.data) \
506 *(.init.rodata) \
510 MEM_DISCARD(init.rodata) \
[all …]
/linux-4.1.27/drivers/clk/hisilicon/
Dclkgate-separated.c107 struct clk_init_data init; in hisi_register_clkgate_sep() local
115 init.name = name; in hisi_register_clkgate_sep()
116 init.ops = &clkgate_separated_ops; in hisi_register_clkgate_sep()
117 init.flags = flags | CLK_IS_BASIC; in hisi_register_clkgate_sep()
118 init.parent_names = (parent_name ? &parent_name : NULL); in hisi_register_clkgate_sep()
119 init.num_parents = (parent_name ? 1 : 0); in hisi_register_clkgate_sep()
124 sclk->hw.init = &init; in hisi_register_clkgate_sep()
Dclk-hix5hd2.c264 struct clk_init_data init; in hix5hd2_clk_register_complex() local
270 init.name = clks[i].name; in hix5hd2_clk_register_complex()
272 init.ops = &clk_ether_ops; in hix5hd2_clk_register_complex()
274 init.ops = &clk_complex_ops; in hix5hd2_clk_register_complex()
276 init.flags = CLK_IS_BASIC; in hix5hd2_clk_register_complex()
277 init.parent_names = in hix5hd2_clk_register_complex()
279 init.num_parents = (clks[i].parent_name ? 1 : 0); in hix5hd2_clk_register_complex()
287 p_clk->hw.init = &init; in hix5hd2_clk_register_complex()
/linux-4.1.27/sound/oss/
Daedsp16.c451 int init; /* Initialization status of the card */ member
1086 if (ae_config.init & INIT_MSS) { in aedsp16_init_board()
1102 if (ae_config.init & INIT_MPU401) { in aedsp16_init_board()
1104 if ((ae_config.init & INIT_MSS) || in aedsp16_init_board()
1105 (ae_config.init & INIT_SBPRO)) in aedsp16_init_board()
1111 if (ae_config.init & INIT_SBPRO) { in aedsp16_init_board()
1113 if (ae_config.init & INIT_MSS) in aedsp16_init_board()
1119 if (ae_config.init & INIT_MSS) in aedsp16_init_board()
1138 if (ae_config.init & INIT_MSS) in init_aedsp16_sb()
1140 if (ae_config.init & INIT_SBPRO) in init_aedsp16_sb()
[all …]
/linux-4.1.27/drivers/net/ethernet/amd/
Dsun3lance.c140 struct lance_init_block init; member
383 MEM->init.hwaddr[0] = dev->dev_addr[1]; in lance_probe()
384 MEM->init.hwaddr[1] = dev->dev_addr[0]; in lance_probe()
385 MEM->init.hwaddr[2] = dev->dev_addr[3]; in lance_probe()
386 MEM->init.hwaddr[3] = dev->dev_addr[2]; in lance_probe()
387 MEM->init.hwaddr[4] = dev->dev_addr[5]; in lance_probe()
388 MEM->init.hwaddr[5] = dev->dev_addr[4]; in lance_probe()
392 MEM->init.mode = 0x0000; in lance_probe()
393 MEM->init.filter[0] = 0x00000000; in lance_probe()
394 MEM->init.filter[1] = 0x00000000; in lance_probe()
[all …]
/linux-4.1.27/drivers/clk/rockchip/
Dclk-pll.c324 .init = rockchip_rk3066_pll_init,
339 struct clk_init_data init; in rockchip_clk_register_pll() local
357 init.name = pll_name; in rockchip_clk_register_pll()
360 init.flags = CLK_IGNORE_UNUSED; in rockchip_clk_register_pll()
362 init.parent_names = &parent_names[0]; in rockchip_clk_register_pll()
363 init.num_parents = 1; in rockchip_clk_register_pll()
385 init.ops = &rockchip_rk3066_pll_clk_norate_ops; in rockchip_clk_register_pll()
387 init.ops = &rockchip_rk3066_pll_clk_ops; in rockchip_clk_register_pll()
394 pll->hw.init = &init; in rockchip_clk_register_pll()
410 pll_mux->hw.init = &init; in rockchip_clk_register_pll()
[all …]
Dclk-mmc-phase.c126 struct clk_init_data init; in rockchip_clk_register_mmc() local
134 init.num_parents = num_parents; in rockchip_clk_register_mmc()
135 init.parent_names = parent_names; in rockchip_clk_register_mmc()
136 init.ops = &rockchip_mmc_clk_ops; in rockchip_clk_register_mmc()
138 mmc_clock->hw.init = &init; in rockchip_clk_register_mmc()
143 init.name = name; in rockchip_clk_register_mmc()
Dclk-cpu.c240 struct clk_init_data init; in rockchip_clk_register_cpuclk() local
253 init.name = name; in rockchip_clk_register_cpuclk()
254 init.parent_names = &parent_names[0]; in rockchip_clk_register_cpuclk()
255 init.num_parents = 1; in rockchip_clk_register_cpuclk()
256 init.ops = &rockchip_cpuclk_ops; in rockchip_clk_register_cpuclk()
259 init.flags = (nrates > 0) ? CLK_SET_RATE_PARENT : 0; in rockchip_clk_register_cpuclk()
262 init.flags |= CLK_SET_RATE_NO_REPARENT; in rockchip_clk_register_cpuclk()
264 init.flags |= CLK_GET_RATE_NOCACHE; in rockchip_clk_register_cpuclk()
270 cpuclk->hw.init = &init; in rockchip_clk_register_cpuclk()
/linux-4.1.27/arch/powerpc/kernel/
Dvmlinux.lds.S101 .init.data : AT(ADDR(.init.data) - LOAD_OFFSET) {
111 .init.setup : AT(ADDR(.init.setup) - LOAD_OFFSET) {
115 .initcall.init : AT(ADDR(.initcall.init) - LOAD_OFFSET) {
119 .con_initcall.init : AT(ADDR(.con_initcall.init) - LOAD_OFFSET) {
151 .init.ramfs : AT(ADDR(.init.ramfs) - LOAD_OFFSET) {
/linux-4.1.27/drivers/clk/spear/
Dclk-frac-synth.c129 struct clk_init_data init; in clk_register_frac() local
149 frac->hw.init = &init; in clk_register_frac()
151 init.name = name; in clk_register_frac()
152 init.ops = &clk_frac_ops; in clk_register_frac()
153 init.flags = flags; in clk_register_frac()
154 init.parent_names = &parent_name; in clk_register_frac()
155 init.num_parents = 1; in clk_register_frac()
Dclk-gpt-synth.c118 struct clk_init_data init; in clk_register_gpt() local
138 gpt->hw.init = &init; in clk_register_gpt()
140 init.name = name; in clk_register_gpt()
141 init.ops = &clk_gpt_ops; in clk_register_gpt()
142 init.flags = flags; in clk_register_gpt()
143 init.parent_names = &parent_name; in clk_register_gpt()
144 init.num_parents = 1; in clk_register_gpt()
Dclk-aux-synth.c143 struct clk_init_data init; in clk_register_aux() local
167 aux->hw.init = &init; in clk_register_aux()
169 init.name = aux_name; in clk_register_aux()
170 init.ops = &clk_aux_ops; in clk_register_aux()
171 init.flags = flags; in clk_register_aux()
172 init.parent_names = &parent_name; in clk_register_aux()
173 init.num_parents = 1; in clk_register_aux()
/linux-4.1.27/drivers/gpu/drm/savage/
Dsavage_bci.c667 static int savage_do_init_bci(struct drm_device * dev, drm_savage_init_t * init) in savage_do_init_bci() argument
671 if (init->fb_bpp != 16 && init->fb_bpp != 32) { in savage_do_init_bci()
672 DRM_ERROR("invalid frame buffer bpp %d!\n", init->fb_bpp); in savage_do_init_bci()
675 if (init->depth_bpp != 16 && init->depth_bpp != 32) { in savage_do_init_bci()
676 DRM_ERROR("invalid depth buffer bpp %d!\n", init->fb_bpp); in savage_do_init_bci()
679 if (init->dma_type != SAVAGE_DMA_AGP && in savage_do_init_bci()
680 init->dma_type != SAVAGE_DMA_PCI) { in savage_do_init_bci()
681 DRM_ERROR("invalid dma memory type %d!\n", init->dma_type); in savage_do_init_bci()
685 dev_priv->cob_size = init->cob_size; in savage_do_init_bci()
686 dev_priv->bci_threshold_lo = init->bci_threshold_lo; in savage_do_init_bci()
[all …]
/linux-4.1.27/arch/um/include/shared/
Dinit.h67 #define __init __section(.init.text)
68 #define __initdata __section(.init.data)
128 #define __uml_init_setup __used __section(.uml.setup.init)
129 #define __uml_setup_help __used __section(.uml.help.init)
130 #define __uml_init_call __used __section(.uml.initcall.init)
131 #define __uml_postsetup_call __used __section(.uml.postsetup.init)
147 #define __init_call __used __section(.initcall.init)
/linux-4.1.27/arch/mips/netlogic/xlp/
DMakefile4 obj-y += usb-init.o
5 obj-y += usb-init-xlp2.o
8 obj-y += ahci-init.o
9 obj-y += ahci-init-xlp2.o
/linux-4.1.27/drivers/clk/samsung/
Dclk-pll.c930 struct clk_init_data init; in samsung_clk_register_pll2550x() local
938 init.name = name; in samsung_clk_register_pll2550x()
939 init.ops = &samsung_pll2550x_clk_ops; in samsung_clk_register_pll2550x()
940 init.flags = CLK_GET_RATE_NOCACHE; in samsung_clk_register_pll2550x()
941 init.parent_names = &pname; in samsung_clk_register_pll2550x()
942 init.num_parents = 1; in samsung_clk_register_pll2550x()
944 pll->hw.init = &init; in samsung_clk_register_pll2550x()
1164 struct clk_init_data init; in _samsung_clk_register_pll() local
1174 init.name = pll_clk->name; in _samsung_clk_register_pll()
1175 init.flags = pll_clk->flags; in _samsung_clk_register_pll()
[all …]
Dclk-s3c2410-dclk.c96 struct clk_init_data init; in s3c24xx_register_clkout() local
103 init.name = name; in s3c24xx_register_clkout()
104 init.ops = &s3c24xx_clkout_ops; in s3c24xx_register_clkout()
105 init.flags = CLK_IS_BASIC; in s3c24xx_register_clkout()
106 init.parent_names = parent_names; in s3c24xx_register_clkout()
107 init.num_parents = num_parents; in s3c24xx_register_clkout()
111 clkout->hw.init = &init; in s3c24xx_register_clkout()
/linux-4.1.27/arch/arm/mach-omap2/
Dclkt2xxx_virt_prcm_set.c231 struct clk_init_data init = { NULL }; in omap2xxx_clkt_vps_init() local
244 init.name = "virt_prcm_set"; in omap2xxx_clkt_vps_init()
245 init.ops = &virt_prcm_set_ops; in omap2xxx_clkt_vps_init()
246 init.parent_names = &parent_name; in omap2xxx_clkt_vps_init()
247 init.num_parents = 1; in omap2xxx_clkt_vps_init()
249 hw->hw.init = &init; in omap2xxx_clkt_vps_init()
Dcm_common.c227 .init = omap4_cm_init,
232 .init = omap4_cm_init,
239 .init = omap2xxx_cm_init,
247 .init = omap3xxx_cm_init,
262 .init = am33xx_cm_init,
270 .init = omap4_cm_init,
337 if (data->init && (data->flags & CM_SINGLE_INSTANCE || in omap2_cm_base_init()
339 data->init(data); in omap2_cm_base_init()
Dprm_common.c643 .init = omap2xxx_prm_init,
650 .init = omap3xxx_prm_init,
663 .init = am33xx_prm_init,
670 .init = omap44xx_prm_init,
679 .init = omap44xx_prm_init,
688 .init = omap44xx_prm_init,
697 .init = omap44xx_prm_init,
767 if (data->init) in omap2_prm_base_init()
768 data->init(data); in omap2_prm_base_init()
/linux-4.1.27/drivers/clk/shmobile/
Dclk-mstp.c128 struct clk_init_data init; in cpg_mstp_clock_register() local
138 init.name = name; in cpg_mstp_clock_register()
139 init.ops = &cpg_mstp_clock_ops; in cpg_mstp_clock_register()
140 init.flags = CLK_IS_BASIC | CLK_SET_RATE_PARENT; in cpg_mstp_clock_register()
141 init.parent_names = &parent_name; in cpg_mstp_clock_register()
142 init.num_parents = 1; in cpg_mstp_clock_register()
146 clock->hw.init = &init; in cpg_mstp_clock_register()
Dclk-div6.c179 struct clk_init_data init; in cpg_div6_clock_init() local
258 init.name = name; in cpg_div6_clock_init()
259 init.ops = &cpg_div6_clock_ops; in cpg_div6_clock_init()
260 init.flags = CLK_IS_BASIC; in cpg_div6_clock_init()
261 init.parent_names = parent_names; in cpg_div6_clock_init()
262 init.num_parents = valid_parents; in cpg_div6_clock_init()
264 clock->hw.init = &init; in cpg_div6_clock_init()
Dclk-rcar-gen2.c141 struct clk_init_data init; in cpg_z_clk_register() local
149 init.name = "z"; in cpg_z_clk_register()
150 init.ops = &cpg_z_clk_ops; in cpg_z_clk_register()
151 init.flags = 0; in cpg_z_clk_register()
152 init.parent_names = &parent_name; in cpg_z_clk_register()
153 init.num_parents = 1; in cpg_z_clk_register()
157 zclk->hw.init = &init; in cpg_z_clk_register()
/linux-4.1.27/Documentation/devicetree/bindings/net/
Dmdio-mux-gpio.txt42 marvell,reg-init = <3 0x10 0 0x5777>,
52 marvell,reg-init = <3 0x10 0 0x5777>,
62 marvell,reg-init = <3 0x10 0 0x5777>,
72 marvell,reg-init = <3 0x10 0 0x5777>,
89 marvell,reg-init = <3 0x10 0 0x5777>,
99 marvell,reg-init = <3 0x10 0 0x5777>,
109 marvell,reg-init = <3 0x10 0 0x5777>,
119 marvell,reg-init = <3 0x10 0 0x5777>,
Dmdio-mux.txt51 marvell,reg-init = <3 0x10 0 0x5777>,
61 marvell,reg-init = <3 0x10 0 0x5777>,
71 marvell,reg-init = <3 0x10 0 0x5777>,
81 marvell,reg-init = <3 0x10 0 0x5777>,
98 marvell,reg-init = <3 0x10 0 0x5777>,
108 marvell,reg-init = <3 0x10 0 0x5777>,
118 marvell,reg-init = <3 0x10 0 0x5777>,
128 marvell,reg-init = <3 0x10 0 0x5777>,
/linux-4.1.27/drivers/clk/sunxi/
Dclk-sun6i-ar100.c178 struct clk_init_data init; in sun6i_a31_ar100_clk_probe() local
203 init.name = clk_name; in sun6i_a31_ar100_clk_probe()
204 init.ops = &ar100_ops; in sun6i_a31_ar100_clk_probe()
205 init.parent_names = parents; in sun6i_a31_ar100_clk_probe()
206 init.num_parents = nparents; in sun6i_a31_ar100_clk_probe()
207 init.flags = 0; in sun6i_a31_ar100_clk_probe()
209 ar100->hw.init = &init; in sun6i_a31_ar100_clk_probe()
/linux-4.1.27/arch/mips/kernel/
Dcevt-sb1250.c45 void __iomem *cfg, *init; in sibyte_set_mode() local
48 init = IOADDR(A_SCD_TIMER_REGISTER(cpu, R_SCD_TIMER_INIT)); in sibyte_set_mode()
53 __raw_writeq((V_SCD_TIMER_FREQ / HZ) - 1, init); in sibyte_set_mode()
73 void __iomem *cfg, *init; in sibyte_next_event() local
76 init = IOADDR(A_SCD_TIMER_REGISTER(cpu, R_SCD_TIMER_INIT)); in sibyte_next_event()
79 __raw_writeq(delta - 1, init); in sibyte_next_event()
Dcevt-bcm1480.c47 void __iomem *cfg, *init; in sibyte_set_mode() local
50 init = IOADDR(A_SCD_TIMER_REGISTER(cpu, R_SCD_TIMER_INIT)); in sibyte_set_mode()
55 __raw_writeq((V_SCD_TIMER_FREQ / HZ) - 1, init); in sibyte_set_mode()
75 void __iomem *cfg, *init; in sibyte_next_event() local
78 init = IOADDR(A_SCD_TIMER_REGISTER(cpu, R_SCD_TIMER_INIT)); in sibyte_next_event()
81 __raw_writeq(delta - 1, init); in sibyte_next_event()
Dvmlinux.lds.S113 .mips.machines.init : AT(ADDR(.mips.machines.init) - LOAD_OFFSET) {
115 *(.mips.machines.init) argument
/linux-4.1.27/drivers/gpu/drm/nouveau/nvkm/engine/disp/
Ddport.c55 struct nvbios_init init = { in dp_set_link_config() local
74 init.offset = nv_ro16(bios, lnkcmp + 2); in dp_set_link_config()
78 init.offset = nv_ro16(bios, lnkcmp + 1); in dp_set_link_config()
81 nvbios_exec(&init); in dp_set_link_config()
265 struct nvbios_init init = { in dp_link_train_init() local
275 init.offset = outp->info.script[2]; in dp_link_train_init()
277 init.offset = outp->info.script[3]; in dp_link_train_init()
278 nvbios_exec(&init); in dp_link_train_init()
281 init.offset = outp->info.script[0]; in dp_link_train_init()
282 nvbios_exec(&init); in dp_link_train_init()
[all …]
/linux-4.1.27/drivers/clk/keystone/
Dgate.c172 struct clk_init_data init; in clk_register_psc() local
180 init.name = name; in clk_register_psc()
181 init.ops = &clk_psc_ops; in clk_register_psc()
182 init.flags = 0; in clk_register_psc()
183 init.parent_names = (parent_name ? &parent_name : NULL); in clk_register_psc()
184 init.num_parents = (parent_name ? 1 : 0); in clk_register_psc()
188 psc->hw.init = &init; in clk_register_psc()
Dpll.c130 struct clk_init_data init; in clk_register_pll() local
138 init.name = name; in clk_register_pll()
139 init.ops = &clk_pll_ops; in clk_register_pll()
140 init.flags = 0; in clk_register_pll()
141 init.parent_names = (parent_name ? &parent_name : NULL); in clk_register_pll()
142 init.num_parents = (parent_name ? 1 : 0); in clk_register_pll()
145 pll->hw.init = &init; in clk_register_pll()
/linux-4.1.27/drivers/isdn/pcbit/
Dedss1.c275 for (action = fsm_table; action->init != 0xff; action++) in pcbit_fsm_event()
276 if (action->init == chan->fsm_state && action->event == event) in pcbit_fsm_event()
279 if (action->init == 0xff) { in pcbit_fsm_event()
294 pcbit_state_change(dev, chan, action->init, event, action->final); in pcbit_fsm_event()
296 for (tentry = fsm_timers; tentry->init != 0xff; tentry++) in pcbit_fsm_event()
297 if (tentry->init == chan->fsm_state) in pcbit_fsm_event()
300 if (tentry->init != 0xff) { in pcbit_fsm_event()
/linux-4.1.27/drivers/gpu/drm/nouveau/nvkm/engine/gr/
Dgf100.c230 .init = nvkm_object_init,
670 const struct gf100_gr_init *init; in gf100_gr_mmio() local
672 pack_for_each_init(init, pack, p) { in gf100_gr_mmio()
673 u32 next = init->addr + init->count * init->pitch; in gf100_gr_mmio()
674 u32 addr = init->addr; in gf100_gr_mmio()
676 nv_wr32(priv, addr, init->data); in gf100_gr_mmio()
677 addr += init->pitch; in gf100_gr_mmio()
686 const struct gf100_gr_init *init; in gf100_gr_icmd() local
691 pack_for_each_init(init, pack, p) { in gf100_gr_icmd()
692 u32 next = init->addr + init->count * init->pitch; in gf100_gr_icmd()
[all …]
Dgf100.h151 const struct gf100_gr_init *init; member
155 #define pack_for_each_init(init, pack, head) \ argument
156 for (pack = head; pack && pack->init; pack++) \
157 for (init = pack->init; init && init->count; init++)
/linux-4.1.27/drivers/i2c/busses/
Di2c-parport.h32 struct lineop init; member
68 .init = { 0xf0, PORT_DATA, 0 },
83 .init = { 0xfc, PORT_DATA, 0 },
90 .init = { 0x04, PORT_DATA, 1 },
/linux-4.1.27/drivers/clk/mvebu/
Dclk-cpu.c197 struct clk_init_data init; in of_cpu_clk_setup() local
219 cpuclk[cpu].hw.init = &init; in of_cpu_clk_setup()
221 init.name = cpuclk[cpu].clk_name; in of_cpu_clk_setup()
222 init.ops = &cpu_ops; in of_cpu_clk_setup()
223 init.flags = 0; in of_cpu_clk_setup()
224 init.parent_names = &cpuclk[cpu].parent_name; in of_cpu_clk_setup()
225 init.num_parents = 1; in of_cpu_clk_setup()
Dclk-corediv.c239 struct clk_init_data init; in mvebu_corediv_clk_init() local
271 init.num_parents = 1; in mvebu_corediv_clk_init()
272 init.parent_names = &parent_name; in mvebu_corediv_clk_init()
273 init.name = clk_name; in mvebu_corediv_clk_init()
274 init.ops = &soc_desc->ops; in mvebu_corediv_clk_init()
275 init.flags = 0; in mvebu_corediv_clk_init()
280 corediv[i].hw.init = &init; in mvebu_corediv_clk_init()
/linux-4.1.27/arch/powerpc/platforms/44x/
Dppc476_modules.lds7 .init.text : ALIGN(4096)
9 *(.init.text .init.text.*)
/linux-4.1.27/drivers/media/usb/gspca/
Dvc032x.c3428 const u8 (*init)[4]; in sd_start() local
3466 init = hv7131r_initQVGA_data; /* 320x240 */ in sd_start()
3468 init = hv7131r_initVGA_data; /* 640x480 */ in sd_start()
3474 init = ov7660_initQVGA_data; /* 320x240 */ in sd_start()
3476 init = ov7660_initVGA_data; /* 640x480 */ in sd_start()
3482 init = mi0360_initQVGA_JPG; /* 320x240 */ in sd_start()
3484 init = mi0360_initVGA_JPG; /* 640x480 */ in sd_start()
3491 init = mi1310_socinitQVGA_JPG; /* 320x240 */ in sd_start()
3494 init = mi1310_socinitVGA_JPG; /* 640x480 */ in sd_start()
3497 init = mi1310_soc_InitSXGA_JPG; /* 1280x1024 */ in sd_start()
[all …]
/linux-4.1.27/arch/um/kernel/
Ddyn.lds.S29 .rel.init : { *(.rel.init) }
30 .rela.init : { *(.rela.init) }
63 .init : {
64 KEEP (*(.init))
94 init.data : { INIT_DATA }
/linux-4.1.27/drivers/media/i2c/
Dbt819.c153 static unsigned char init[] = { in bt819_init() local
190 init[0x03 * 2 - 1] = in bt819_init()
195 init[0x04 * 2 - 1] = timing->vdelay & 0xff; in bt819_init()
196 init[0x05 * 2 - 1] = timing->vactive & 0xff; in bt819_init()
197 init[0x06 * 2 - 1] = timing->hdelay & 0xff; in bt819_init()
198 init[0x07 * 2 - 1] = timing->hactive & 0xff; in bt819_init()
199 init[0x08 * 2 - 1] = timing->hscale >> 8; in bt819_init()
200 init[0x09 * 2 - 1] = timing->hscale & 0xff; in bt819_init()
202 init[0x15 * 2 - 1] = (decoder->norm & V4L2_STD_625_50) ? 115 : 93; /* Chroma burst delay */ in bt819_init()
208 return bt819_write_block(decoder, init, sizeof(init)); in bt819_init()
Dbt866.c103 static const __u8 init[] = { in bt866_s_routing() local
134 for (i = 0; i < ARRAY_SIZE(init) / 2; i += 2) in bt866_s_routing()
135 bt866_write(encoder, init[i], init[i+1]); in bt866_s_routing()
/linux-4.1.27/drivers/clk/pistachio/
Dclk-pll.c343 struct clk_init_data init; in pll_register() local
350 init.name = name; in pll_register()
351 init.flags = flags | CLK_GET_RATE_NOCACHE; in pll_register()
352 init.parent_names = &parent_name; in pll_register()
353 init.num_parents = 1; in pll_register()
358 init.ops = &pll_gf40lp_frac_ops; in pll_register()
360 init.ops = &pll_gf40lp_frac_fixed_ops; in pll_register()
364 init.ops = &pll_gf40lp_laint_ops; in pll_register()
366 init.ops = &pll_gf40lp_laint_fixed_ops; in pll_register()
374 pll->hw.init = &init; in pll_register()
/linux-4.1.27/include/linux/mfd/
Dasic3.h111 #define ASIC3_CONFIG_GPIO(gpio, alt, dir, init) (((gpio) & 0x7f) \ argument
113 | (((init) & 0x1) << 15))
114 #define ASIC3_CONFIG_GPIO_DEFAULT(gpio, dir, init) \ argument
115 ASIC3_CONFIG_GPIO((gpio), 0, (dir), (init))
116 #define ASIC3_CONFIG_GPIO_DEFAULT_OUT(gpio, init) \ argument
117 ASIC3_CONFIG_GPIO((gpio), 0, 1, (init))
/linux-4.1.27/arch/arc/kernel/
Dvmlinux.lds.S60 .init.ramfs : { INIT_RAM_FS }
69 .init.data : {
77 .init.arch.info : {
79 *(.arch.info.init)
/linux-4.1.27/arch/arm/kvm/
Darm.c684 const struct kvm_vcpu_init *init) in kvm_vcpu_set_target() argument
689 if (init->target != phys_target) in kvm_vcpu_set_target()
696 if (vcpu->arch.target != -1 && vcpu->arch.target != init->target) in kvm_vcpu_set_target()
700 for (i = 0; i < sizeof(init->features) * 8; i++) { in kvm_vcpu_set_target()
701 bool set = (init->features[i / 32] & (1 << (i % 32))); in kvm_vcpu_set_target()
726 struct kvm_vcpu_init *init) in kvm_arch_vcpu_ioctl_vcpu_init() argument
730 ret = kvm_vcpu_set_target(vcpu, init); in kvm_arch_vcpu_ioctl_vcpu_init()
762 struct kvm_vcpu_init init; in kvm_arch_vcpu_ioctl() local
764 if (copy_from_user(&init, argp, sizeof(init))) in kvm_arch_vcpu_ioctl()
767 return kvm_arch_vcpu_ioctl_vcpu_init(vcpu, &init); in kvm_arch_vcpu_ioctl()
[all …]
/linux-4.1.27/drivers/gpu/drm/i810/
Di810_dma.c318 drm_i810_init_t *init) in i810_dma_initialize() argument
337 dev_priv->mmio_map = drm_legacy_findmap(dev, init->mmio_offset); in i810_dma_initialize()
344 dev->agp_buffer_token = init->buffers_offset; in i810_dma_initialize()
345 dev->agp_buffer_map = drm_legacy_findmap(dev, init->buffers_offset); in i810_dma_initialize()
354 ((u8 *) dev_priv->sarea_map->handle + init->sarea_priv_offset); in i810_dma_initialize()
356 dev_priv->ring.Start = init->ring_start; in i810_dma_initialize()
357 dev_priv->ring.End = init->ring_end; in i810_dma_initialize()
358 dev_priv->ring.Size = init->ring_size; in i810_dma_initialize()
360 dev_priv->ring.map.offset = dev->agp->base + init->ring_start; in i810_dma_initialize()
361 dev_priv->ring.map.size = init->ring_size; in i810_dma_initialize()
[all …]
/linux-4.1.27/arch/arm/mach-s3c24xx/
Dcommon.c75 .init = s3c2410_init,
83 .init = s3c2410a_init,
91 .init = s3c2440_init,
99 .init = s3c2440_init,
107 .init = s3c2442_init,
115 .init = s3c2442_init,
123 .init = s3c2412_init,
131 .init = s3c2412_init,
139 .init = s3c2416_init,
147 .init = s3c2443_init,
/linux-4.1.27/Documentation/
Dinit.txt1 Explaining the dreaded "No init found." boot hang message
5 in init/main.c) and are wondering what the H*** went wrong.
7 to load the init binary are:
9 B) init binary doesn't exist on rootfs
26 D) e.g. required library dependencies of the init binary such as
36 To find out more, add code to init/main.c to display kernel_execve()s
40 (after all loading the init binary is a CRITICAL and hard transition step
Dinitrd.txt35 5) /sbin/init is executed (this can be any valid executable, including
37 init can do).
38 6) init mounts the "real" root file system
39 7) init places the root file system at the root directory using the
41 8) init execs the /sbin/init on the new root filesystem, performing
144 environment. Don't forget the most important file, /sbin/init
145 Note that /sbin/init's permissions must include "x" (execute).
148 # chroot /mnt /sbin/init
161 only add a symbolic link from /sbin/init to /bin/sh. Alternatively, you
197 When finished with its duties, init typically changes the root device
[all …]
/linux-4.1.27/arch/nios2/mm/
Dpgtable.c56 pgd_t *ret, *init; in pgd_alloc() local
60 init = pgd_offset(&init_mm, 0UL); in pgd_alloc()
62 memcpy(ret + USER_PTRS_PER_PGD, init + USER_PTRS_PER_PGD, in pgd_alloc()
/linux-4.1.27/arch/avr32/kernel/
Dvmlinux.lds.S25 .init : AT(ADDR(.init) - LOAD_OFFSET) {
40 *(.taglist.init) argument
/linux-4.1.27/drivers/clk/st/
Dclk-flexgen.c183 struct clk_init_data init; in clk_register_flexgen() local
191 init.name = name; in clk_register_flexgen()
192 init.ops = &flexgen_ops; in clk_register_flexgen()
193 init.flags = CLK_IS_BASIC | flexgen_flags; in clk_register_flexgen()
194 init.parent_names = parent_names; in clk_register_flexgen()
195 init.num_parents = num_parents; in clk_register_flexgen()
229 fgxbar->hw.init = &init; in clk_register_flexgen()
/linux-4.1.27/arch/xtensa/platforms/iss/
Dnetwork.c220 static int tuntap_probe(struct iss_net_private *lp, int index, char *init) in tuntap_probe() argument
227 if (strncmp(init, TRANSPORT_TUNTAP_NAME, in tuntap_probe()
231 init += sizeof(TRANSPORT_TUNTAP_NAME) - 1; in tuntap_probe()
232 if (*init == ',') { in tuntap_probe()
233 rem = split_if_spec(init + 1, &mac_str, &dev_name); in tuntap_probe()
239 } else if (*init != '\0') { in tuntap_probe()
241 dev->name, init); in tuntap_probe()
506 static int iss_net_configure(int index, char *init) in iss_net_configure() argument
541 if (!tuntap_probe(lp, index, init)) { in iss_net_configure()
599 char *init; /* init string */ member
[all …]
/linux-4.1.27/net/sunrpc/
Dtimer.c36 unsigned long init = 0; in rpc_init_rtt() local
42 init = (timeo - RPC_RTO_INIT) << 3; in rpc_init_rtt()
44 rt->srtt[i] = init; in rpc_init_rtt()
/linux-4.1.27/arch/arm/mach-orion5x/
Dts78xx-setup.c139 if (ts78xx_fpga.supports.ts_rtc.init == 0) { in ts78xx_ts_rtc_load()
142 ts78xx_fpga.supports.ts_rtc.init = 1; in ts78xx_ts_rtc_load()
315 if (ts78xx_fpga.supports.ts_nand.init == 0) { in ts78xx_ts_nand_load()
318 ts78xx_fpga.supports.ts_nand.init = 1; in ts78xx_ts_nand_load()
358 if (ts78xx_fpga.supports.ts_rng.init == 0) { in ts78xx_ts_rng_load()
361 ts78xx_fpga.supports.ts_rng.init = 1; in ts78xx_ts_rng_load()
380 ts78xx_fpga.supports.ts_rtc.init = 0; in ts78xx_fpga_devices_zero_init()
381 ts78xx_fpga.supports.ts_nand.init = 0; in ts78xx_fpga_devices_zero_init()
382 ts78xx_fpga.supports.ts_rng.init = 0; in ts78xx_fpga_devices_zero_init()
/linux-4.1.27/drivers/usb/chipidea/
Dusbmisc_imx.c76 int (*init)(struct imx_usbmisc_data *data); member
320 .init = usbmisc_imx25_init,
325 .init = usbmisc_imx27_init,
329 .init = usbmisc_imx53_init,
334 .init = usbmisc_imx6q_init,
338 .init = usbmisc_vf610_init,
343 .init = usbmisc_imx6sx_init,
354 if (!usbmisc->ops->init) in imx_usbmisc_init()
356 return usbmisc->ops->init(data); in imx_usbmisc_init()
/linux-4.1.27/arch/mips/boot/dts/cavium-octeon/
Docteon_68xx.dts62 marvell,reg-init =
76 marvell,reg-init = <3 0x10 0 0x5777>,
85 marvell,reg-init = <3 0x10 0 0x5777>,
94 marvell,reg-init = <3 0x10 0 0x5777>,
103 marvell,reg-init = <3 0x10 0 0x5777>,
120 marvell,reg-init = <3 0x10 0 0x5777>,
129 marvell,reg-init = <3 0x10 0 0x5777>,
138 marvell,reg-init = <3 0x10 0 0x5777>,
147 marvell,reg-init = <3 0x10 0 0x5777>,
164 marvell,reg-init = <3 0x10 0 0x5777>,
[all …]
/linux-4.1.27/drivers/firmware/efi/libstub/
DMakefile37 lib-$(CONFIG_ARM64) := $(patsubst %.o,%.init.o,$(lib-y))
39 OBJCOPYFLAGS := --prefix-alloc-sections=.init
40 $(obj)/%.init.o: $(obj)/%.o FORCE
/linux-4.1.27/arch/sh/kernel/
Dvmlinux.lds.S63 .machvec.init : AT(ADDR(.machvec.init) - LOAD_OFFSET) {
65 *(.machvec.init) argument
/linux-4.1.27/arch/arm/plat-samsung/
Ddev-backlight.c74 .init = samsung_bl_init,
127 if (bl_data->init) in samsung_bl_set()
128 samsung_bl_data->init = bl_data->init; in samsung_bl_set()
/linux-4.1.27/drivers/gpu/host1x/
Ddev.c68 .init = host1x01_init,
77 .init = host1x02_init,
86 .init = host1x04_init,
140 if (host->info->init) { in host1x_probe()
141 err = host->info->init(host); in host1x_probe()
/linux-4.1.27/drivers/gpu/drm/nouveau/nvkm/subdev/fb/
Dnv04.c69 priv->base.tile.init = impl->tile.init; in nv04_fb_ctor()
82 .init = nv04_fb_init,
/linux-4.1.27/drivers/gpu/drm/nouveau/nvkm/engine/ce/
Dgk104.c50 .init = _nvkm_engctx_init,
148 .init = _nvkm_engine_init,
159 .init = _nvkm_engine_init,
170 .init = _nvkm_engine_init,
Dgm204.c50 .init = _nvkm_engctx_init,
148 .init = _nvkm_engine_init,
159 .init = _nvkm_engine_init,
170 .init = _nvkm_engine_init,
/linux-4.1.27/arch/s390/crypto/
Dsha512_s390.c72 .init = sha512_init,
111 .init = sha384_init,
131 static int __init init(void) in init() function
151 module_init(init);
/linux-4.1.27/Documentation/early-userspace/
DREADME110 - Almost all of init/do_mounts* (the beginning of this is already in
130 initrd. init/main.c:init() will call prepare_namespace() to mount the
131 final root filesystem, based on the root= option and optional init= to run
132 some other init binary than listed at the end of init/main.c:init().
143 initrd format, an cpio archive. It must be called "/init". This binary
146 To maintain backwards compatibility, the /init binary will only run if it
148 init/main.c:init() will run prepare_namespace() to mount the final root
149 and exec one of the predefined init binaries.
/linux-4.1.27/sound/soc/davinci/
Ddavinci-evm.c153 .init = evm_aic3x_init,
166 .init = evm_aic3x_init,
180 .init = evm_aic3x_init,
202 .init = evm_aic3x_init,
226 .init = evm_aic3x_init,
239 .init = evm_aic3x_init,
338 .init = evm_aic3x_init,
/linux-4.1.27/drivers/video/fbdev/msm/
Dmddi_client_nt35399.c104 ret = bridge_data->init(bridge_data, client_data); in nt35399_resume()
148 static int setup_vsync(struct panel_info *panel, int init) in setup_vsync() argument
154 if (!init) { in setup_vsync()
224 if (bridge_data->init) in mddi_nt35399_probe()
225 bridge_data->init(bridge_data, client_data); in mddi_nt35399_probe()
/linux-4.1.27/drivers/gpu/drm/nouveau/nvkm/subdev/i2c/
Dgf110.c76 .init = nv50_i2c_port_init,
84 .init = _nvkm_i2c_port_init,
97 .init = _nvkm_i2c_init,
/linux-4.1.27/arch/score/include/asm/
Dpgalloc.h22 pgd_t *ret, *init; in pgd_alloc() local
26 init = pgd_offset(&init_mm, 0UL); in pgd_alloc()
28 memcpy(ret + USER_PTRS_PER_PGD, init + USER_PTRS_PER_PGD, in pgd_alloc()
/linux-4.1.27/drivers/rtc/
Drtc-hym8563.c406 struct clk_init_data init; in hym8563_clkout_register_clk() local
414 init.name = "hym8563-clkout"; in hym8563_clkout_register_clk()
415 init.ops = &hym8563_clkout_ops; in hym8563_clkout_register_clk()
416 init.flags = CLK_IS_ROOT; in hym8563_clkout_register_clk()
417 init.parent_names = NULL; in hym8563_clkout_register_clk()
418 init.num_parents = 0; in hym8563_clkout_register_clk()
419 hym8563->clkout_hw.init = &init; in hym8563_clkout_register_clk()
422 of_property_read_string(node, "clock-output-names", &init.name); in hym8563_clkout_register_clk()
/linux-4.1.27/usr/
Dinitramfs_data.S27 .section .init.ramfs,"a"
31 .section .init.ramfs.info,"a"
/linux-4.1.27/drivers/gpu/drm/nouveau/nvkm/subdev/devinit/
Dnv50.c116 nv_ofuncs(ibus)->init(nv_object(ibus)); in nv50_devinit_init()
129 struct nvbios_init init = { in nv50_devinit_init() local
138 nvbios_exec(&init); in nv50_devinit_init()
168 .init = nv50_devinit_init,
/linux-4.1.27/include/linux/
Dinit.h42 #define __init __section(.init.text) __cold notrace
43 #define __initdata __section(.init.data)
44 #define __initconst __constsection(.init.rodata)
237 __used __section(.con_initcall.init) = fn
241 __used __section(.security_initcall.init) = fn
259 __used __section(.init.setup) \
/linux-4.1.27/drivers/scsi/esas2r/
Desas2r_vda.c305 char buf[sizeof(cfg->data.init.fw_release) + 1]; in esas2r_complete_vda_ioctl()
309 cfg->data.init.vda_version = in esas2r_complete_vda_ioctl()
311 cfg->data.init.fw_build = rsp->fw_build; in esas2r_complete_vda_ioctl()
317 memcpy(&cfg->data.init.fw_release, buf, in esas2r_complete_vda_ioctl()
318 sizeof(cfg->data.init.fw_release)); in esas2r_complete_vda_ioctl()
320 if (LOWORD(LOBYTE(cfg->data.init.fw_build)) == 'A') in esas2r_complete_vda_ioctl()
321 cfg->data.init.fw_version = in esas2r_complete_vda_ioctl()
322 cfg->data.init.fw_build; in esas2r_complete_vda_ioctl()
324 cfg->data.init.fw_version = in esas2r_complete_vda_ioctl()
325 cfg->data.init.fw_release; in esas2r_complete_vda_ioctl()
/linux-4.1.27/drivers/media/dvb-frontends/
Daf9033.c243 const struct reg_val *init; in af9033_init() local
354 init = ofsm_init_it9135_v1; in af9033_init()
360 init = ofsm_init_it9135_v2; in af9033_init()
364 init = ofsm_init; in af9033_init()
368 ret = af9033_wr_reg_val_tab(dev, init, len); in af9033_init()
377 init = tuner_init_tua9001; in af9033_init()
381 init = tuner_init_fc0011; in af9033_init()
385 init = tuner_init_mxl5007t; in af9033_init()
389 init = tuner_init_tda18218; in af9033_init()
393 init = tuner_init_fc2580; in af9033_init()
[all …]
Daf9013.c1070 const struct af9013_reg_bit *init; in af9013_init() local
1167 init = ofsm_init; in af9013_init()
1169 ret = af9013_wr_reg_bits(state, init[i].addr, init[i].pos, in af9013_init()
1170 init[i].len, init[i].val); in af9013_init()
1181 init = tuner_init_mxl5003d; in af9013_init()
1187 init = tuner_init_mxl5005; in af9013_init()
1191 init = tuner_init_env77h11d5; in af9013_init()
1195 init = tuner_init_mt2060; in af9013_init()
1199 init = tuner_init_mc44s803; in af9013_init()
1204 init = tuner_init_qt1010; in af9013_init()
[all …]
/linux-4.1.27/drivers/infiniband/hw/cxgb4/
Dqp.c1226 static void build_rtr_msg(u8 p2p_type, struct fw_ri_init *init) in build_rtr_msg() argument
1229 memset(&init->u, 0, sizeof init->u); in build_rtr_msg()
1232 init->u.write.opcode = FW_RI_RDMA_WRITE_WR; in build_rtr_msg()
1233 init->u.write.stag_sink = cpu_to_be32(1); in build_rtr_msg()
1234 init->u.write.to_sink = cpu_to_be64(1); in build_rtr_msg()
1235 init->u.write.u.immd_src[0].op = FW_RI_DATA_IMMD; in build_rtr_msg()
1236 init->u.write.len16 = DIV_ROUND_UP(sizeof init->u.write + in build_rtr_msg()
1241 init->u.write.opcode = FW_RI_RDMA_READ_WR; in build_rtr_msg()
1242 init->u.read.stag_src = cpu_to_be32(1); in build_rtr_msg()
1243 init->u.read.to_src_lo = cpu_to_be32(1); in build_rtr_msg()
[all …]
/linux-4.1.27/drivers/video/fbdev/mmp/panel/
Dtpo_tj032md01bw.c36 static u16 init[] = { variable
96 ret = spi_write(plat->spi, init, sizeof(init)); in tpohvga_onoff()

12345678910>>...13