Home
last modified time | relevance | path

Searched refs:timings (Results 1 – 200 of 279) sorted by relevance

12

/linux-4.4.14/drivers/gpu/drm/omapdrm/
Domap_connector.c47 struct omap_video_timings *timings) in copy_timings_omap_to_drm() argument
49 mode->clock = timings->pixelclock / 1000; in copy_timings_omap_to_drm()
51 mode->hdisplay = timings->x_res; in copy_timings_omap_to_drm()
52 mode->hsync_start = mode->hdisplay + timings->hfp; in copy_timings_omap_to_drm()
53 mode->hsync_end = mode->hsync_start + timings->hsw; in copy_timings_omap_to_drm()
54 mode->htotal = mode->hsync_end + timings->hbp; in copy_timings_omap_to_drm()
56 mode->vdisplay = timings->y_res; in copy_timings_omap_to_drm()
57 mode->vsync_start = mode->vdisplay + timings->vfp; in copy_timings_omap_to_drm()
58 mode->vsync_end = mode->vsync_start + timings->vsw; in copy_timings_omap_to_drm()
59 mode->vtotal = mode->vsync_end + timings->vbp; in copy_timings_omap_to_drm()
[all …]
Domap_encoder.c105 struct omap_video_timings *timings) in omap_encoder_update() argument
116 ret = dssdrv->check_timings(dssdev, timings); in omap_encoder_update()
122 if (memcmp(timings, &t, sizeof(struct omap_video_timings))) in omap_encoder_update()
134 dssdrv->set_timings(dssdev, timings); in omap_encoder_update()
Domap_crtc.c45 struct omap_video_timings timings; member
70 return &omap_crtc->timings; in omap_crtc_timings()
202 &omap_crtc->timings); in omap_crtc_dss_enable()
216 const struct omap_video_timings *timings) in omap_crtc_dss_set_timings() argument
220 omap_crtc->timings = *timings; in omap_crtc_dss_set_timings()
388 copy_timings_drm_to_omap(&omap_crtc->timings, mode); in omap_crtc_mode_set_nofb()
Domap_drv.h168 struct omap_video_timings *timings);
169 void copy_timings_drm_to_omap(struct omap_video_timings *timings,
/linux-4.4.14/drivers/video/fbdev/omap2/dss/
Dhdmi_wp.c146 struct omap_video_timings *timings) in hdmi_wp_video_config_interface() argument
152 vsync_pol = timings->vsync_level == OMAPDSS_SIG_ACTIVE_HIGH; in hdmi_wp_video_config_interface()
153 hsync_pol = timings->hsync_level == OMAPDSS_SIG_ACTIVE_HIGH; in hdmi_wp_video_config_interface()
158 r = FLD_MOD(r, timings->interlace, 3, 3); in hdmi_wp_video_config_interface()
164 struct omap_video_timings *timings) in hdmi_wp_video_config_timing() argument
171 timing_h |= FLD_VAL(timings->hbp, 31, 20); in hdmi_wp_video_config_timing()
172 timing_h |= FLD_VAL(timings->hfp, 19, 8); in hdmi_wp_video_config_timing()
173 timing_h |= FLD_VAL(timings->hsw, 7, 0); in hdmi_wp_video_config_timing()
176 timing_v |= FLD_VAL(timings->vbp, 31, 20); in hdmi_wp_video_config_timing()
177 timing_v |= FLD_VAL(timings->vfp, 19, 8); in hdmi_wp_video_config_timing()
[all …]
Dhdmi5_core.c297 video_cfg->v_fc_config.timings.hsync_level = cfg->timings.hsync_level; in hdmi_core_init()
298 video_cfg->v_fc_config.timings.x_res = cfg->timings.x_res; in hdmi_core_init()
299 video_cfg->v_fc_config.timings.hsw = cfg->timings.hsw - 1; in hdmi_core_init()
300 video_cfg->v_fc_config.timings.hbp = cfg->timings.hbp; in hdmi_core_init()
301 video_cfg->v_fc_config.timings.hfp = cfg->timings.hfp; in hdmi_core_init()
302 video_cfg->hblank = cfg->timings.hfp + in hdmi_core_init()
303 cfg->timings.hbp + cfg->timings.hsw - 1; in hdmi_core_init()
304 video_cfg->v_fc_config.timings.vsync_level = cfg->timings.vsync_level; in hdmi_core_init()
305 video_cfg->v_fc_config.timings.y_res = cfg->timings.y_res; in hdmi_core_init()
306 video_cfg->v_fc_config.timings.vsw = cfg->timings.vsw; in hdmi_core_init()
[all …]
Dvenc.c317 struct omap_video_timings timings; member
432 struct omap_video_timings *timings) in venc_timings_to_config() argument
434 if (memcmp(&omap_dss_pal_timings, timings, sizeof(*timings)) == 0) in venc_timings_to_config()
437 if (memcmp(&omap_dss_ntsc_timings, timings, sizeof(*timings)) == 0) in venc_timings_to_config()
455 venc_write_config(venc_timings_to_config(&venc.timings)); in venc_power_on()
472 dss_mgr_set_timings(mgr, &venc.timings); in venc_power_on()
550 struct omap_video_timings *timings) in venc_set_timings() argument
557 if (memcmp(&venc.timings, timings, sizeof(*timings))) in venc_set_timings()
560 venc.timings = *timings; in venc_set_timings()
568 struct omap_video_timings *timings) in venc_check_timings() argument
[all …]
Dsdi.c42 struct omap_video_timings timings; member
133 struct omap_video_timings *t = &sdi.timings; in sdi_display_enable()
231 struct omap_video_timings *timings) in sdi_set_timings() argument
233 sdi.timings = *timings; in sdi_set_timings()
237 struct omap_video_timings *timings) in sdi_get_timings() argument
239 *timings = sdi.timings; in sdi_get_timings()
243 struct omap_video_timings *timings) in sdi_check_timings() argument
247 if (mgr && !dispc_mgr_timings_ok(mgr->id, timings)) in sdi_check_timings()
250 if (timings->pixelclock == 0) in sdi_check_timings()
Drfbi.c116 struct omap_video_timings timings; member
311 u16 width = rfbi.timings.x_res; in rfbi_transfer_area()
312 u16 height = rfbi.timings.y_res; in rfbi_transfer_area()
319 dss_mgr_set_timings(mgr, &rfbi.timings); in rfbi_transfer_area()
780 rfbi.timings.x_res = w; in rfbi_set_size()
781 rfbi.timings.y_res = h; in rfbi_set_size()
795 struct rfbi_timings *timings) in rfbi_set_interface_timings() argument
797 rfbi.intf_timings = *timings; in rfbi_set_interface_timings()
861 rfbi.timings.hsw = 1; in rfbi_config_lcd_manager()
862 rfbi.timings.hfp = 1; in rfbi_config_lcd_manager()
[all …]
Ddpi.c52 struct omap_video_timings timings; member
338 struct omap_video_timings *t = &dpi->timings; in dpi_set_mode()
480 struct omap_video_timings *timings) in dpi_set_timings() argument
488 dpi->timings = *timings; in dpi_set_timings()
494 struct omap_video_timings *timings) in dpi_get_timings() argument
500 *timings = dpi->timings; in dpi_get_timings()
506 struct omap_video_timings *timings) in dpi_check_timings() argument
516 if (mgr && !dispc_mgr_timings_ok(mgr->id, timings)) in dpi_check_timings()
519 if (timings->pixelclock == 0) in dpi_check_timings()
523 ok = dpi_dsi_clk_calc(dpi, timings->pixelclock, &ctx); in dpi_check_timings()
[all …]
Dhdmi5.c192 p = &hdmi.cfg.timings; in hdmi_power_on_full()
278 struct omap_video_timings *timings) in hdmi_display_check_timing() argument
283 if (timings->interlace) in hdmi_display_check_timing()
286 if (!dispc_mgr_timings_ok(out->dispc_channel, timings)) in hdmi_display_check_timing()
293 struct omap_video_timings *timings) in hdmi_display_set_timing() argument
297 hdmi.cfg.timings = *timings; in hdmi_display_set_timing()
299 dispc_set_tv_pclk(timings->pixelclock); in hdmi_display_set_timing()
305 struct omap_video_timings *timings) in hdmi_display_get_timings() argument
307 *timings = hdmi.cfg.timings; in hdmi_display_get_timings()
390 hdmi.cfg.timings.pixelclock); in hdmi_display_enable()
[all …]
Dhdmi4.c180 p = &hdmi.cfg.timings; in hdmi_power_on_full()
261 struct omap_video_timings *timings) in hdmi_display_check_timing() argument
265 if (!dispc_mgr_timings_ok(out->dispc_channel, timings)) in hdmi_display_check_timing()
272 struct omap_video_timings *timings) in hdmi_display_set_timing() argument
276 hdmi.cfg.timings = *timings; in hdmi_display_set_timing()
278 dispc_set_tv_pclk(timings->pixelclock); in hdmi_display_set_timing()
284 struct omap_video_timings *timings) in hdmi_display_get_timings() argument
286 *timings = hdmi.cfg.timings; in hdmi_display_get_timings()
360 hdmi.cfg.timings.pixelclock); in hdmi_display_enable()
654 hd->cfg.timings.pixelclock); in hdmi_audio_config()
Ddisplay.c38 *xres = dssdev->panel.timings.x_res; in omapdss_default_get_resolution()
39 *yres = dssdev->panel.timings.y_res; in omapdss_default_get_resolution()
75 struct omap_video_timings *timings) in omapdss_default_get_timings() argument
77 *timings = dssdev->panel.timings; in omapdss_default_get_timings()
Dhdmi.h183 struct omap_video_timings timings; member
299 struct omap_video_timings *timings);
301 struct omap_video_timings *timings);
303 struct omap_video_timings *timings, struct hdmi_config *param);
Dmanager.c185 const struct omap_video_timings *timings) in dss_mgr_check_timings() argument
187 if (!dispc_mgr_timings_ok(mgr->id, timings)) { in dss_mgr_check_timings()
Dapply.c107 struct omap_video_timings timings; member
242 return dss_mgr_check(mgr, mi, &mp->timings, &mp->lcd_config, ois); in dss_check_settings_low()
646 r = dispc_ovl_setup(ovl->id, oi, replication, &mp->timings, false); in dss_ovl_write_regs()
724 dispc_mgr_set_timings(mgr->id, &mp->timings); in dss_mgr_write_regs_extra()
1256 const struct omap_video_timings *timings) in dss_apply_mgr_timings() argument
1260 mp->timings = *timings; in dss_apply_mgr_timings()
1265 const struct omap_video_timings *timings) in dss_mgr_set_timings_compat() argument
1278 dss_apply_mgr_timings(mgr, timings); in dss_mgr_set_timings_compat()
Ddsi.c386 struct omap_video_timings timings; member
3335 struct omap_video_timings *timings = &dsi->timings; in dsi_config_vp_num_line_buffers() local
3340 if (dsi->line_buffer_size <= timings->x_res * bpp / 8) in dsi_config_vp_num_line_buffers()
3467 struct omap_video_timings *timings = &dsi->timings; in dsi_config_cmd_mode_interleaving() local
3508 width_bytes = DIV_ROUND_UP(timings->x_res * bpp, 8); in dsi_config_cmd_mode_interleaving()
3719 struct omap_video_timings *timings = &dsi->timings; in dsi_proto_timings() local
3727 width_bytes = DIV_ROUND_UP(timings->x_res * bpp, 8); in dsi_proto_timings()
3736 vsa, timings->y_res); in dsi_proto_timings()
3752 r = FLD_MOD(r, timings->y_res, 14, 0); /* VACT */ in dsi_proto_timings()
3870 word_count = DIV_ROUND_UP(dsi->timings.x_res * bpp, 8); in dsi_enable_video_output()
[all …]
Doutput.c224 const struct omap_video_timings *timings) in dss_mgr_set_timings() argument
226 dss_mgr_ops->set_timings(mgr, timings); in dss_mgr_set_timings()
Ddss.h224 const struct omap_video_timings *timings);
390 const struct omap_video_timings *timings);
417 bool mem_to_mem, const struct omap_video_timings *timings);
Ddispc.c2513 const struct omap_video_timings *timings, in dispc_ovl_check() argument
2521 bool ilace = timings->interlace; in dispc_ovl_check()
2545 return dispc_ovl_calc_scaling(pclk, lclk, caps, timings, in_width, in dispc_ovl_check()
3057 const struct omap_video_timings *timings) in dispc_mgr_timings_ok() argument
3059 if (!_dispc_mgr_size_ok(timings->x_res, timings->y_res)) in dispc_mgr_timings_ok()
3062 if (!_dispc_mgr_pclk_ok(channel, timings->pixelclock)) in dispc_mgr_timings_ok()
3067 if (timings->interlace) in dispc_mgr_timings_ok()
3070 if (!_dispc_lcd_timings_ok(timings->hsw, timings->hfp, in dispc_mgr_timings_ok()
3071 timings->hbp, timings->vsw, timings->vfp, in dispc_mgr_timings_ok()
3072 timings->vbp)) in dispc_mgr_timings_ok()
[all …]
Ddisplay-sysfs.c116 struct omap_video_timings t = dssdev->panel.timings; in display_timings_store()
259 static DISPLAY_ATTR(timings, S_IRUGO|S_IWUSR,
/linux-4.4.14/drivers/video/fbdev/core/
Dfbmon.c1237 static void fb_timings_vfreq(struct __fb_timings *timings) in fb_timings_vfreq() argument
1239 timings->hfreq = fb_get_hfreq(timings->vfreq, timings->vactive); in fb_timings_vfreq()
1240 timings->vblank = fb_get_vblank(timings->hfreq); in fb_timings_vfreq()
1241 timings->vtotal = timings->vactive + timings->vblank; in fb_timings_vfreq()
1242 timings->hblank = fb_get_hblank_by_hfreq(timings->hfreq, in fb_timings_vfreq()
1243 timings->hactive); in fb_timings_vfreq()
1244 timings->htotal = timings->hactive + timings->hblank; in fb_timings_vfreq()
1245 timings->dclk = timings->htotal * timings->hfreq; in fb_timings_vfreq()
1248 static void fb_timings_hfreq(struct __fb_timings *timings) in fb_timings_hfreq() argument
1250 timings->vblank = fb_get_vblank(timings->hfreq); in fb_timings_hfreq()
[all …]
/linux-4.4.14/drivers/video/fbdev/omap2/displays-new/
Dencoder-tfp410.c28 struct omap_video_timings timings; member
85 in->ops.dpi->set_timings(in, &ddata->timings); in tfp410_enable()
117 static void tfp410_fix_timings(struct omap_video_timings *timings) in tfp410_fix_timings() argument
119 timings->data_pclk_edge = OMAPDSS_DRIVE_SIG_RISING_EDGE; in tfp410_fix_timings()
120 timings->sync_pclk_edge = OMAPDSS_DRIVE_SIG_RISING_EDGE; in tfp410_fix_timings()
121 timings->de_level = OMAPDSS_SIG_ACTIVE_HIGH; in tfp410_fix_timings()
125 struct omap_video_timings *timings) in tfp410_set_timings() argument
130 tfp410_fix_timings(timings); in tfp410_set_timings()
132 ddata->timings = *timings; in tfp410_set_timings()
133 dssdev->panel.timings = *timings; in tfp410_set_timings()
[all …]
Dconnector-analog-tv.c26 struct omap_video_timings timings; member
99 in->ops.atv->set_timings(in, &ddata->timings); in tvc_enable()
133 struct omap_video_timings *timings) in tvc_set_timings() argument
138 ddata->timings = *timings; in tvc_set_timings()
139 dssdev->panel.timings = *timings; in tvc_set_timings()
141 in->ops.atv->set_timings(in, timings); in tvc_set_timings()
145 struct omap_video_timings *timings) in tvc_get_timings() argument
149 *timings = ddata->timings; in tvc_get_timings()
153 struct omap_video_timings *timings) in tvc_check_timings() argument
158 return in->ops.atv->check_timings(in, timings); in tvc_check_timings()
[all …]
Dencoder-opa362.c31 struct omap_video_timings timings; member
94 in->ops.atv->set_timings(in, &ddata->timings); in opa362_enable()
127 struct omap_video_timings *timings) in opa362_set_timings() argument
134 ddata->timings = *timings; in opa362_set_timings()
135 dssdev->panel.timings = *timings; in opa362_set_timings()
137 in->ops.atv->set_timings(in, timings); in opa362_set_timings()
141 struct omap_video_timings *timings) in opa362_get_timings() argument
147 *timings = ddata->timings; in opa362_get_timings()
151 struct omap_video_timings *timings) in opa362_check_timings() argument
158 return in->ops.atv->check_timings(in, timings); in opa362_check_timings()
Dconnector-hdmi.c46 struct omap_video_timings timings; member
98 in->ops.hdmi->set_timings(in, &ddata->timings); in hdmic_enable()
125 struct omap_video_timings *timings) in hdmic_set_timings() argument
130 ddata->timings = *timings; in hdmic_set_timings()
131 dssdev->panel.timings = *timings; in hdmic_set_timings()
133 in->ops.hdmi->set_timings(in, timings); in hdmic_set_timings()
137 struct omap_video_timings *timings) in hdmic_get_timings() argument
141 *timings = ddata->timings; in hdmic_get_timings()
145 struct omap_video_timings *timings) in hdmic_check_timings() argument
150 return in->ops.hdmi->check_timings(in, timings); in hdmic_check_timings()
[all …]
Dconnector-dvi.c47 struct omap_video_timings timings; member
93 in->ops.dvi->set_timings(in, &ddata->timings); in dvic_enable()
118 struct omap_video_timings *timings) in dvic_set_timings() argument
123 ddata->timings = *timings; in dvic_set_timings()
124 dssdev->panel.timings = *timings; in dvic_set_timings()
126 in->ops.dvi->set_timings(in, timings); in dvic_set_timings()
130 struct omap_video_timings *timings) in dvic_get_timings() argument
134 *timings = ddata->timings; in dvic_get_timings()
138 struct omap_video_timings *timings) in dvic_check_timings() argument
143 return in->ops.dvi->check_timings(in, timings); in dvic_check_timings()
[all …]
Dencoder-tpd12s015.c31 struct omap_video_timings timings; member
85 in->ops.hdmi->set_timings(in, &ddata->timings); in tpd_enable()
110 struct omap_video_timings *timings) in tpd_set_timings() argument
115 ddata->timings = *timings; in tpd_set_timings()
116 dssdev->panel.timings = *timings; in tpd_set_timings()
118 in->ops.hdmi->set_timings(in, timings); in tpd_set_timings()
122 struct omap_video_timings *timings) in tpd_get_timings() argument
126 *timings = ddata->timings; in tpd_get_timings()
130 struct omap_video_timings *timings) in tpd_check_timings() argument
136 r = in->ops.hdmi->check_timings(in, timings); in tpd_check_timings()
Dpanel-dpi.c117 struct omap_video_timings *timings) in panel_dpi_set_timings() argument
122 ddata->videomode = *timings; in panel_dpi_set_timings()
123 dssdev->panel.timings = *timings; in panel_dpi_set_timings()
125 in->ops.dpi->set_timings(in, timings); in panel_dpi_set_timings()
129 struct omap_video_timings *timings) in panel_dpi_get_timings() argument
133 *timings = ddata->videomode; in panel_dpi_get_timings()
137 struct omap_video_timings *timings) in panel_dpi_check_timings() argument
142 return in->ops.dpi->check_timings(in, timings); in panel_dpi_check_timings()
276 dssdev->panel.timings = ddata->videomode; in panel_dpi_probe()
Dpanel-nec-nl8048hl11.c193 struct omap_video_timings *timings) in nec_8048_set_timings() argument
198 ddata->videomode = *timings; in nec_8048_set_timings()
199 dssdev->panel.timings = *timings; in nec_8048_set_timings()
201 in->ops.dpi->set_timings(in, timings); in nec_8048_set_timings()
205 struct omap_video_timings *timings) in nec_8048_get_timings() argument
209 *timings = ddata->videomode; in nec_8048_get_timings()
213 struct omap_video_timings *timings) in nec_8048_check_timings() argument
218 return in->ops.dpi->check_timings(in, timings); in nec_8048_check_timings()
351 dssdev->panel.timings = ddata->videomode; in nec_8048_probe()
Dpanel-lgphilips-lb035q02.c201 struct omap_video_timings *timings) in lb035q02_set_timings() argument
206 ddata->videomode = *timings; in lb035q02_set_timings()
207 dssdev->panel.timings = *timings; in lb035q02_set_timings()
209 in->ops.dpi->set_timings(in, timings); in lb035q02_set_timings()
213 struct omap_video_timings *timings) in lb035q02_get_timings() argument
217 *timings = ddata->videomode; in lb035q02_get_timings()
221 struct omap_video_timings *timings) in lb035q02_check_timings() argument
226 return in->ops.dpi->check_timings(in, timings); in lb035q02_check_timings()
349 dssdev->panel.timings = ddata->videomode; in lb035q02_panel_spi_probe()
Dpanel-sharp-ls037v7dw01.c158 struct omap_video_timings *timings) in sharp_ls_set_timings() argument
163 ddata->videomode = *timings; in sharp_ls_set_timings()
164 dssdev->panel.timings = *timings; in sharp_ls_set_timings()
166 in->ops.dpi->set_timings(in, timings); in sharp_ls_set_timings()
170 struct omap_video_timings *timings) in sharp_ls_get_timings() argument
174 *timings = ddata->videomode; in sharp_ls_get_timings()
178 struct omap_video_timings *timings) in sharp_ls_check_timings() argument
183 return in->ops.dpi->check_timings(in, timings); in sharp_ls_check_timings()
362 dssdev->panel.timings = ddata->videomode; in sharp_ls_probe()
Dpanel-tpo-td028ttec1.c328 struct omap_video_timings *timings) in td028ttec1_panel_set_timings() argument
333 ddata->videomode = *timings; in td028ttec1_panel_set_timings()
334 dssdev->panel.timings = *timings; in td028ttec1_panel_set_timings()
336 in->ops.dpi->set_timings(in, timings); in td028ttec1_panel_set_timings()
340 struct omap_video_timings *timings) in td028ttec1_panel_get_timings() argument
344 *timings = ddata->videomode; in td028ttec1_panel_get_timings()
348 struct omap_video_timings *timings) in td028ttec1_panel_check_timings() argument
353 return in->ops.dpi->check_timings(in, timings); in td028ttec1_panel_check_timings()
454 dssdev->panel.timings = ddata->videomode; in td028ttec1_panel_probe()
Dpanel-tpo-td043mtea1.c422 struct omap_video_timings *timings) in tpo_td043_set_timings() argument
427 ddata->videomode = *timings; in tpo_td043_set_timings()
428 dssdev->panel.timings = *timings; in tpo_td043_set_timings()
430 in->ops.dpi->set_timings(in, timings); in tpo_td043_set_timings()
434 struct omap_video_timings *timings) in tpo_td043_get_timings() argument
438 *timings = ddata->videomode; in tpo_td043_get_timings()
442 struct omap_video_timings *timings) in tpo_td043_check_timings() argument
447 return in->ops.dpi->check_timings(in, timings); in tpo_td043_check_timings()
589 dssdev->panel.timings = ddata->videomode; in tpo_td043_probe()
Dpanel-sony-acx565akm.c665 struct omap_video_timings *timings) in acx565akm_set_timings() argument
670 ddata->videomode = *timings; in acx565akm_set_timings()
671 dssdev->panel.timings = *timings; in acx565akm_set_timings()
673 in->ops.sdi->set_timings(in, timings); in acx565akm_set_timings()
677 struct omap_video_timings *timings) in acx565akm_get_timings() argument
681 *timings = ddata->videomode; in acx565akm_get_timings()
685 struct omap_video_timings *timings) in acx565akm_check_timings() argument
690 return in->ops.sdi->check_timings(in, timings); in acx565akm_check_timings()
855 dssdev->panel.timings = ddata->videomode; in acx565akm_probe()
Dpanel-dsi-cm.c46 struct omap_video_timings timings; member
386 *xres = dssdev->panel.timings.x_res; in dsicm_get_resolution()
387 *yres = dssdev->panel.timings.y_res; in dsicm_get_resolution()
593 .timings = &ddata->timings, in dsicm_power_on()
896 dssdev->panel.timings.x_res, in dsicm_update()
897 dssdev->panel.timings.y_res); in dsicm_update()
1028 dssdev->panel.timings.x_res * in dsicm_memory_read()
1029 dssdev->panel.timings.y_res * 3); in dsicm_memory_read()
1229 ddata->timings.x_res = 864; in dsicm_probe()
1230 ddata->timings.y_res = 480; in dsicm_probe()
[all …]
/linux-4.4.14/drivers/ide/
Dcs5530.c39 #define CS5530_BAD_PIO(timings) (((timings)&~0x80000000)==0x0000e132) argument
106 unsigned int reg, timings = 0; in cs5530_set_dma_mode() local
109 case XFER_UDMA_0: timings = 0x00921250; break; in cs5530_set_dma_mode()
110 case XFER_UDMA_1: timings = 0x00911140; break; in cs5530_set_dma_mode()
111 case XFER_UDMA_2: timings = 0x00911030; break; in cs5530_set_dma_mode()
112 case XFER_MW_DMA_0: timings = 0x00077771; break; in cs5530_set_dma_mode()
113 case XFER_MW_DMA_1: timings = 0x00012121; break; in cs5530_set_dma_mode()
114 case XFER_MW_DMA_2: timings = 0x00002020; break; in cs5530_set_dma_mode()
118 timings |= reg & 0x80000000; /* preserve PIO format bit */ in cs5530_set_dma_mode()
120 outl(timings, basereg + 4); /* write drive0 config register */ in cs5530_set_dma_mode()
[all …]
Dcs5536.c149 unsigned long timings = (unsigned long)ide_get_drivedata(drive); in cs5536_set_pio_mode() local
157 timings &= (IDE_DRV_MASK << 8); in cs5536_set_pio_mode()
158 timings |= drv_timings[pio]; in cs5536_set_pio_mode()
159 ide_set_drivedata(drive, (void *)timings); in cs5536_set_pio_mode()
192 unsigned long timings = (unsigned long)ide_get_drivedata(drive); in cs5536_set_dma_mode() local
203 timings &= IDE_DRV_MASK; in cs5536_set_dma_mode()
204 timings |= mwdma_timings[mode - XFER_MW_DMA_0] << 8; in cs5536_set_dma_mode()
205 ide_set_drivedata(drive, (void *)timings); in cs5536_set_dma_mode()
213 unsigned long timings = (unsigned long)ide_get_drivedata(drive); in cs5536_dma_start() local
216 (timings >> 8) != (timings & IDE_DRV_MASK)) in cs5536_dma_start()
[all …]
Dpmac.c65 u32 timings[4]; member
422 writel(pmif->timings[1], PMAC_IDE_REG(IDE_TIMING_CONFIG)); in pmac_ide_apply_timings()
424 writel(pmif->timings[0], PMAC_IDE_REG(IDE_TIMING_CONFIG)); in pmac_ide_apply_timings()
439 writel(pmif->timings[1], PMAC_IDE_REG(IDE_KAUAI_PIO_CONFIG)); in pmac_ide_kauai_apply_timings()
440 writel(pmif->timings[3], PMAC_IDE_REG(IDE_KAUAI_ULTRA_CONFIG)); in pmac_ide_kauai_apply_timings()
442 writel(pmif->timings[0], PMAC_IDE_REG(IDE_KAUAI_PIO_CONFIG)); in pmac_ide_kauai_apply_timings()
443 writel(pmif->timings[2], PMAC_IDE_REG(IDE_KAUAI_ULTRA_CONFIG)); in pmac_ide_kauai_apply_timings()
503 u32 *timings, t; in pmac_ide_set_pio_mode() local
509 timings = &pmif->timings[drive->dn & 1]; in pmac_ide_set_pio_mode()
510 t = *timings; in pmac_ide_set_pio_mode()
[all …]
Dsl82c105.c69 unsigned long timings = (unsigned long)ide_get_drivedata(drive); in sl82c105_set_pio_mode() local
80 timings &= 0xffff0000; in sl82c105_set_pio_mode()
81 timings |= drv_ctrl; in sl82c105_set_pio_mode()
82 ide_set_drivedata(drive, (void *)timings); in sl82c105_set_pio_mode()
98 unsigned long timings = (unsigned long)ide_get_drivedata(drive); in sl82c105_set_dma_mode() local
108 timings &= 0x0000ffff; in sl82c105_set_dma_mode()
109 timings |= (unsigned long)drv_ctrl << 16; in sl82c105_set_dma_mode()
110 ide_set_drivedata(drive, (void *)timings); in sl82c105_set_dma_mode()
Dslc90e66.c34 static const u8 timings[][2] = { in slc90e66_set_pio_mode() local
59 slave_data |= ((timings[pio][0] << 2) | timings[pio][1]) << in slc90e66_set_pio_mode()
67 master_data |= (timings[pio][0] << 12) | (timings[pio][1] << 8); in slc90e66_set_pio_mode()
Dsc1200.c129 unsigned int reg, timings; in sc1200_set_dma_mode() local
154 timings = udma_timing[pci_clock][mode - XFER_UDMA_0]; in sc1200_set_dma_mode()
156 timings = mwdma_timing[pci_clock][mode - XFER_MW_DMA_0]; in sc1200_set_dma_mode()
160 timings |= reg & 0x80000000; /* preserve PIO format bit */ in sc1200_set_dma_mode()
161 pci_write_config_dword(dev, basereg + 4, timings); in sc1200_set_dma_mode()
163 pci_write_config_dword(dev, basereg + 12, timings); in sc1200_set_dma_mode()
Dit8213.c39 static const u8 timings[][2] = { in it8213_set_pio_mode() local
62 slave_data = slave_data | (timings[pio][0] << 2) | timings[pio][1]; in it8213_set_pio_mode()
67 master_data = master_data | (timings[pio][0] << 12) | (timings[pio][1] << 8); in it8213_set_pio_mode()
Dhpt366.c401 struct hpt_timings *timings; /* Chipset timing data */ member
451 .timings = &hpt36x_timings
459 .timings = &hpt37x_timings
467 .timings = &hpt37x_timings
475 .timings = &hpt37x_timings
483 .timings = &hpt37x_timings
491 .timings = &hpt37x_timings
499 .timings = &hpt37x_timings
507 .timings = &hpt37x_timings
515 .timings = &hpt37x_timings
[all …]
Dcs5535.c66 #define CS5535_BAD_PIO(timings) ( (timings&~0x80000000UL) == 0x00009172 ) argument
67 #define CS5535_BAD_DMA(timings) ( (timings & 0x000FFFFF) == 0x00077771 ) argument
Dpiix.c82 static const u8 timings[][2]= { in piix_set_pio_mode() local
112 slave_data |= ((timings[pio][0] << 2) | timings[pio][1]) << in piix_set_pio_mode()
120 master_data |= (timings[pio][0] << 12) | (timings[pio][1] << 8); in piix_set_pio_mode()
Dit8172.c53 static const u8 timings[] = { 0x3f, 0x3c, 0x1b, 0x12, 0x0a }; in it8172_set_pio_mode() local
74 drive_timing |= timings[pio] << (drive->dn * 6 + 8); in it8172_set_pio_mode()
Dqd65xx.c84 static int timings[4]={-1,-1,-1,-1}; /* stores current timing for each timer */ variable
97 if (timings[index] != QD_TIMING(drive)) in qd65xx_dev_select()
98 outb(timings[index] = QD_TIMING(drive), QD_TIMREG(drive)); in qd65xx_dev_select()
DMakefile13 ide-core-$(CONFIG_IDE_TIMINGS) += ide-timings.o
/linux-4.4.14/Documentation/bus-devices/
Dti-gpmc.txt19 GPMC has certain timings that has to be programmed for proper
21 timings. To have peripheral work with gpmc, peripheral timings has to
24 dependency for certain gpmc timings on gpmc clock frequency. Hence a
27 Generic routine provides a generic method to calculate gpmc timings
28 from gpmc peripheral timings. struct gpmc_device_timings fields has to
29 be updated with timings from the datasheet of the peripheral that is
30 connected to gpmc. A few of the peripheral timings can be fed either
45 on understanding of gpmc timings, peripheral timings, available
50 gpmc timing dependency on peripheral timings:
115 Note: Many of gpmc timings are dependent on other gpmc timings (a few
[all …]
/linux-4.4.14/Documentation/fb/
Dviafb.modes31 timings 39722 48 16 33 10 96 2 endmode mode "480x640-60"
33 geometry 480 640 480 640 32 timings 39722 72 24 19 1 48 3 endmode
54 geometry 640 480 640 480 32 timings 31747 120 16 16 1 64 3 endmode
75 geometry 640 480 640 480 32 timings 27777 80 56 25 1 56 3 endmode
96 geometry 640 480 640 480 32 timings 23168 104 40 25 1 64 3 endmode
117 geometry 640 480 640 480 32 timings 19081 104 40 31 1 64 3 endmode
138 geometry 720 480 720 480 32 timings 37202 88 16 14 1 72 3 endmode
159 geometry 800 480 800 480 32 timings 33805 96 24 10 3 72 7 endmode
180 geometry 720 576 720 576 32 timings 30611 96 24 17 1 72 3 endmode
202 timings 25000 88 40 23 1 128 4 hsync high vsync high endmode
[all …]
Dframebuffer.txt149 specify the timings in a different format (but `fbset -x' may help).
212 The following picture summarizes all timings. The horizontal retrace time is
252 The frame buffer device expects all horizontal timings in number of dotclocks
253 (in picoseconds, 1E-12 s), and vertical timings in number of scanlines.
256 6. Converting XFree86 timing values info frame buffer device timings
279 2) horizontal timings:
284 3) vertical timings:
289 Good examples for VESA timings can be found in the XFree86 source tree,
Dmodedb.txt30 <bpp> and <refresh>, if specified) the timings will be calculated using
65 common set of tools to enable new timings to be developed in a
68 This is the third standard approved by VESA(TM) concerning video timings. The
71 Formula (GTF) which is an algorithm to calculate the timings, given the
111 timings will still be calculated.
Dcirrusfb.txt48 * Fixed timings
Duvesafb.txt115 nocrtc Do not use CRTC timings while setting the video mode. This option
174 Uvesafb will set a video mode with the default refresh rate and timings
/linux-4.4.14/drivers/ata/
Dpata_efar.c99 u8 timings[][2] = { { 0, 0 }, in efar_set_piomode() local
121 master_data |= (timings[pio][0] << 12) | in efar_set_piomode()
122 (timings[pio][1] << 8); in efar_set_piomode()
133 slave_data |= ((timings[pio][0] << 2) | timings[pio][1]) << shift; in efar_set_piomode()
168 u8 timings[][2] = { { 0, 0 }, in efar_set_dmamode() local
219 slave_data |= ((timings[pio][0] << 2) | timings[pio][1]) << (ap->port_no ? 4 : 0); in efar_set_dmamode()
226 (timings[pio][0] << 12) | in efar_set_dmamode()
227 (timings[pio][1] << 8); in efar_set_dmamode()
Dpata_it8213.c88 u8 timings[][2] = { { 0, 0 }, in it8213_set_piomode() local
108 master_data |= (timings[pio][0] << 12) | in it8213_set_piomode()
109 (timings[pio][1] << 8); in it8213_set_piomode()
119 slave_data |= (timings[pio][0] << 2) | timings[pio][1]; in it8213_set_piomode()
148 u8 timings[][2] = { { 0, 0 }, in it8213_set_dmamode() local
214 slave_data |= ((timings[pio][0] << 2) | timings[pio][1]) << (ap->port_no ? 4 : 0); in it8213_set_dmamode()
221 (timings[pio][0] << 12) | in it8213_set_dmamode()
222 (timings[pio][1] << 8); in it8213_set_dmamode()
Dpata_rdc.c115 u8 timings[][2] = { { 0, 0 }, in rdc_set_piomode() local
146 slave_data |= ((timings[pio][0] << 2) | timings[pio][1]) in rdc_set_piomode()
155 (timings[pio][0] << 12) | in rdc_set_piomode()
156 (timings[pio][1] << 8); in rdc_set_piomode()
194 u8 timings[][2] = { { 0, 0 }, in rdc_set_dmamode() local
268 slave_data |= ((timings[pio][0] << 2) | timings[pio][1]) << (ap->port_no ? 4 : 0); in rdc_set_dmamode()
275 (timings[pio][0] << 12) | in rdc_set_dmamode()
276 (timings[pio][1] << 8); in rdc_set_dmamode()
Dpata_radisys.c54 u8 timings[][2] = { { 0, 0 }, /* Check me */ in radisys_set_piomode() local
71 idetm_data |= (timings[pio][0] << 12) | in radisys_set_piomode()
72 (timings[pio][1] << 8); in radisys_set_piomode()
97 u8 timings[][2] = { { 0, 0 }, in radisys_set_dmamode() local
130 idetm_data |= (timings[pio][0] << 12) | (timings[pio][1] << 8); in radisys_set_dmamode()
Dpata_oldpiix.c78 u8 timings[][2] = { { 0, 0 }, in oldpiix_set_piomode() local
106 idetm_data |= (timings[pio][0] << 12) | in oldpiix_set_piomode()
107 (timings[pio][1] << 8); in oldpiix_set_piomode()
132 u8 timings[][2] = { { 0, 0 }, in oldpiix_set_dmamode() local
174 idetm_data |= (timings[pio][0] << 12) | (timings[pio][1] << 8); in oldpiix_set_dmamode()
Dpata_sc1200.c145 u32 timings; in sc1200_set_dmamode() local
147 pci_read_config_dword(pdev, reg + 4, &timings); in sc1200_set_dmamode()
148 timings &= 0x80000000UL; in sc1200_set_dmamode()
149 timings |= format; in sc1200_set_dmamode()
150 pci_write_config_dword(pdev, reg + 4, timings); in sc1200_set_dmamode()
Dpata_macio.c241 const struct pata_macio_timing *timings; member
360 for (i = 0; priv->timings[i].mode > 0; i++) { in pata_macio_find_timing()
361 if (priv->timings[i].mode == mode) in pata_macio_find_timing()
362 return &priv->timings[i]; in pata_macio_find_timing()
943 priv->timings = pata_macio_shasta_timings; in pata_macio_invariants()
946 priv->timings = pata_macio_kauai_timings; in pata_macio_invariants()
949 priv->timings = pata_macio_kauai_timings; in pata_macio_invariants()
953 priv->timings = pata_macio_kl66_timings; in pata_macio_invariants()
956 priv->timings = pata_macio_kl33_timings; in pata_macio_invariants()
960 priv->timings = pata_macio_heathrow_timings; in pata_macio_invariants()
[all …]
Dpata_mpiix.c82 u8 timings[][2] = { { 0, 0 }, in mpiix_set_piomode() local
103 idetim |= (timings[pio][0] << 12) | (timings[pio][1] << 8); in mpiix_set_piomode()
Dpata_mpc52xx.c54 struct mpc52xx_ata_timings timings[2]; member
271 struct mpc52xx_ata_timings *timing = &priv->timings[dev]; in mpc52xx_ata_compute_pio_timings()
296 struct mpc52xx_ata_timings *t = &priv->timings[dev]; in mpc52xx_ata_compute_mdma_timings()
313 struct mpc52xx_ata_timings *t = &priv->timings[dev]; in mpc52xx_ata_compute_udma_timings()
333 struct mpc52xx_ata_timings *timing = &priv->timings[device]; in mpc52xx_ata_apply_timings()
374 memset(priv->timings, 0x00, 2*sizeof(struct mpc52xx_ata_timings)); in mpc52xx_ata_hw_init()
545 if (priv->timings[qc->dev->devno].using_udma) in mpc52xx_bmdma_setup()
Data_piix.c584 u8 timings[][2] = { { 0, 0 }, in piix_set_timings() local
620 slave_data |= ((timings[pio][0] << 2) | timings[pio][1]) in piix_set_timings()
629 (timings[pio][0] << 12) | in piix_set_timings()
630 (timings[pio][1] << 8); in piix_set_timings()
/linux-4.4.14/drivers/media/i2c/
Dtvp7002.c332 struct v4l2_dv_timings timings; member
572 const struct v4l2_bt_timings *t = &tvp7002_timings[i].timings.bt; in tvp7002_s_dv_timings()
587 *dv_timings = device->current_timings->timings; in tvp7002_g_dv_timings()
623 const struct tvp7002_timings_definition *timings = tvp7002_timings; in tvp7002_query_dv() local
655 for (*index = 0; *index < NUM_TIMINGS; (*index)++, timings++) in tvp7002_query_dv()
656 if (lpfr == timings->lines_per_frame && in tvp7002_query_dv()
657 progressive == timings->progressive) { in tvp7002_query_dv()
658 if (timings->cpl_min == 0xffff) in tvp7002_query_dv()
660 if (cpln >= timings->cpl_min && cpln <= timings->cpl_max) in tvp7002_query_dv()
676 struct v4l2_dv_timings *timings) in tvp7002_query_dv_timings() argument
[all …]
Dths8200.c362 struct v4l2_dv_timings *timings) in ths8200_s_dv_timings() argument
368 if (!v4l2_valid_dv_timings(timings, &ths8200_timings_cap, in ths8200_s_dv_timings()
372 if (!v4l2_find_dv_timings_cap(timings, &ths8200_timings_cap, 10, in ths8200_s_dv_timings()
378 timings->bt.flags &= ~V4L2_DV_FL_REDUCED_FPS; in ths8200_s_dv_timings()
381 state->dv_timings = *timings; in ths8200_s_dv_timings()
383 ths8200_setup(sd, &timings->bt); in ths8200_s_dv_timings()
389 struct v4l2_dv_timings *timings) in ths8200_g_dv_timings() argument
395 *timings = state->dv_timings; in ths8200_g_dv_timings()
401 struct v4l2_enum_dv_timings *timings) in ths8200_enum_dv_timings() argument
403 if (timings->pad != 0) in ths8200_enum_dv_timings()
[all …]
Dadv7604.c176 struct v4l2_dv_timings timings; member
276 struct v4l2_dv_timings timings; member
902 const struct v4l2_dv_timings *timings) in find_and_set_predefined_video_timings() argument
906 for (i = 0; predef_vid_timings[i].timings.bt.width; i++) { in find_and_set_predefined_video_timings()
907 if (!v4l2_match_dv_timings(timings, &predef_vid_timings[i].timings, in find_and_set_predefined_video_timings()
920 struct v4l2_dv_timings *timings) in configure_predefined_video_timings() argument
947 0x01, adv7604_prim_mode_comp, timings); in configure_predefined_video_timings()
950 0x02, adv7604_prim_mode_gr, timings); in configure_predefined_video_timings()
953 0x05, adv76xx_prim_mode_hdmi_comp, timings); in configure_predefined_video_timings()
956 0x06, adv76xx_prim_mode_hdmi_gr, timings); in configure_predefined_video_timings()
[all …]
Dtc358743.c103 struct v4l2_dv_timings timings; member
311 struct v4l2_dv_timings *timings) in tc358743_get_detected_timings() argument
313 struct v4l2_bt_timings *bt = &timings->bt; in tc358743_get_detected_timings()
316 memset(timings, 0, sizeof(struct v4l2_dv_timings)); in tc358743_get_detected_timings()
327 timings->type = V4L2_DV_BT_656_1120; in tc358743_get_detected_timings()
673 struct v4l2_bt_timings *bt = &state->timings.bt; in tc358743_num_csi_lanes_needed()
853 struct v4l2_dv_timings timings; in tc358743_format_change() local
859 if (tc358743_get_detected_timings(sd, &timings)) { in tc358743_format_change()
865 if (!v4l2_match_dv_timings(&state->timings, &timings, 0)) in tc358743_format_change()
870 &timings, false); in tc358743_format_change()
[all …]
Dadv7842.c104 struct v4l2_dv_timings timings; member
164 struct v4l2_dv_timings timings; member
1005 const struct v4l2_dv_timings *timings) in find_and_set_predefined_video_timings() argument
1009 for (i = 0; predef_vid_timings[i].timings.bt.width; i++) { in find_and_set_predefined_video_timings()
1010 if (!v4l2_match_dv_timings(timings, &predef_vid_timings[i].timings, in find_and_set_predefined_video_timings()
1024 struct v4l2_dv_timings *timings) in configure_predefined_video_timings() argument
1052 0x01, adv7842_prim_mode_comp, timings); in configure_predefined_video_timings()
1055 0x02, adv7842_prim_mode_gr, timings); in configure_predefined_video_timings()
1059 0x05, adv7842_prim_mode_hdmi_comp, timings); in configure_predefined_video_timings()
1062 0x06, adv7842_prim_mode_hdmi_gr, timings); in configure_predefined_video_timings()
[all …]
Dad9389b.c602 struct v4l2_dv_timings *timings) in ad9389b_s_dv_timings() argument
609 if (!v4l2_valid_dv_timings(timings, &ad9389b_timings_cap, NULL, NULL)) in ad9389b_s_dv_timings()
614 v4l2_find_dv_timings_cap(timings, &ad9389b_timings_cap, 0, NULL, NULL); in ad9389b_s_dv_timings()
616 timings->bt.flags &= ~V4L2_DV_FL_REDUCED_FPS; in ad9389b_s_dv_timings()
619 state->dv_timings = *timings; in ad9389b_s_dv_timings()
626 ad9389b_set_manual_pll_gear(sd, (u32)timings->bt.pixelclock); in ad9389b_s_dv_timings()
635 struct v4l2_dv_timings *timings) in ad9389b_g_dv_timings() argument
641 if (!timings) in ad9389b_g_dv_timings()
644 *timings = state->dv_timings; in ad9389b_g_dv_timings()
650 struct v4l2_enum_dv_timings *timings) in ad9389b_enum_dv_timings() argument
[all …]
Dadv7511.c743 struct v4l2_dv_timings *timings) in adv7511_s_dv_timings() argument
750 if (!v4l2_valid_dv_timings(timings, &adv7511_timings_cap, NULL, NULL)) in adv7511_s_dv_timings()
755 v4l2_find_dv_timings_cap(timings, &adv7511_timings_cap, 0, NULL, NULL); in adv7511_s_dv_timings()
757 timings->bt.flags &= ~V4L2_DV_FL_REDUCED_FPS; in adv7511_s_dv_timings()
760 state->dv_timings = *timings; in adv7511_s_dv_timings()
772 struct v4l2_dv_timings *timings) in adv7511_g_dv_timings() argument
778 if (!timings) in adv7511_g_dv_timings()
781 *timings = state->dv_timings; in adv7511_g_dv_timings()
787 struct v4l2_enum_dv_timings *timings) in adv7511_enum_dv_timings() argument
789 if (timings->pad != 0) in adv7511_enum_dv_timings()
[all …]
/linux-4.4.14/drivers/mtd/nand/
Dsunxi_nand.c868 const struct nand_sdr_timings *timings) in sunxi_nand_chip_set_timings() argument
875 if (timings->tCLS_min > min_clk_period) in sunxi_nand_chip_set_timings()
876 min_clk_period = timings->tCLS_min; in sunxi_nand_chip_set_timings()
879 if (timings->tCLH_min > min_clk_period) in sunxi_nand_chip_set_timings()
880 min_clk_period = timings->tCLH_min; in sunxi_nand_chip_set_timings()
883 if (timings->tCS_min > min_clk_period) in sunxi_nand_chip_set_timings()
884 min_clk_period = timings->tCS_min; in sunxi_nand_chip_set_timings()
887 if (timings->tCH_min > min_clk_period) in sunxi_nand_chip_set_timings()
888 min_clk_period = timings->tCH_min; in sunxi_nand_chip_set_timings()
891 if (timings->tWP_min > min_clk_period) in sunxi_nand_chip_set_timings()
[all …]
Dpxa3xx_nand.c490 const struct nand_sdr_timings *timings; in pxa3xx_nand_init_timings_onfi() local
496 timings = onfi_async_timing_mode_to_sdr_timings(mode); in pxa3xx_nand_init_timings_onfi()
497 if (IS_ERR(timings)) in pxa3xx_nand_init_timings_onfi()
498 return PTR_ERR(timings); in pxa3xx_nand_init_timings_onfi()
500 pxa3xx_nand_set_sdr_timing(host, timings); in pxa3xx_nand_init_timings_onfi()
1491 const struct nand_sdr_timings *timings; in pxa3xx_nand_sensing() local
1498 timings = onfi_async_timing_mode_to_sdr_timings(0); in pxa3xx_nand_sensing()
1499 if (IS_ERR(timings)) in pxa3xx_nand_sensing()
1500 return PTR_ERR(timings); in pxa3xx_nand_sensing()
1502 pxa3xx_nand_set_sdr_timing(host, timings); in pxa3xx_nand_sensing()
/linux-4.4.14/Documentation/devicetree/bindings/lpddr2/
Dlpddr2.txt35 - The lpddr2 node may have one or more child nodes of type "lpddr2-timings".
36 "lpddr2-timings" provides AC timing parameters of the device for
37 a given speed-bin. The user may provide the timings for as many
39 bindings/lpddr2/lpddr2-timings.txt for more information on "lpddr2-timings"
60 timings_elpida_ECB240ABACN_400mhz: lpddr2-timings@0 {
61 compatible = "jedec,lpddr2-timings";
81 timings_elpida_ECB240ABACN_200mhz: lpddr2-timings@1 {
82 compatible = "jedec,lpddr2-timings";
Dlpddr2-timings.txt4 - compatible : Should be "jedec,lpddr2-timings"
33 timings_elpida_ECB240ABACN_400mhz: lpddr2-timings@0 {
34 compatible = "jedec,lpddr2-timings";
/linux-4.4.14/drivers/media/rc/img-ir/
Dimg-ir-hw.c88 static void img_ir_timings_preprocess(struct img_ir_timings *timings, in img_ir_timings_preprocess() argument
91 img_ir_symbol_timing_preprocess(&timings->ldr, unit); in img_ir_timings_preprocess()
92 img_ir_symbol_timing_preprocess(&timings->s00, unit); in img_ir_timings_preprocess()
93 img_ir_symbol_timing_preprocess(&timings->s01, unit); in img_ir_timings_preprocess()
94 img_ir_symbol_timing_preprocess(&timings->s10, unit); in img_ir_timings_preprocess()
95 img_ir_symbol_timing_preprocess(&timings->s11, unit); in img_ir_timings_preprocess()
99 timings->ft.ft_min = (timings->ft.ft_min*unit + 999)/1000; in img_ir_timings_preprocess()
120 static void img_ir_timings_defaults(struct img_ir_timings *timings, in img_ir_timings_defaults() argument
123 img_ir_symbol_timing_defaults(&timings->ldr, &defaults->ldr); in img_ir_timings_defaults()
124 img_ir_symbol_timing_defaults(&timings->s00, &defaults->s00); in img_ir_timings_defaults()
[all …]
Dimg-ir-hw.h173 struct img_ir_timings timings; member
201 struct img_ir_timing_regvals timings; member
Dimg-ir-rc5.c64 .timings = {
Dimg-ir-rc6.c90 .timings = {
Dimg-ir-jvc.c62 .timings = {
Dimg-ir-sharp.c85 .timings = {
Dimg-ir-sanyo.c90 .timings = {
Dimg-ir-sony.c128 .timings = {
Dimg-ir-nec.c119 .timings = {
/linux-4.4.14/drivers/memory/
Demif.c383 const struct lpddr2_timings *timings = NULL; in get_timings_table() local
384 const struct lpddr2_timings *timings_arr = emif->plat_data->timings; in get_timings_table()
400 timings = &timings_arr[i]; in get_timings_table()
404 if (!timings) in get_timings_table()
411 return timings; in get_timings_table()
433 static u32 get_sdram_tim_1_shdw(const struct lpddr2_timings *timings, in get_sdram_tim_1_shdw() argument
439 val = max(min_tck->tWTR, DIV_ROUND_UP(timings->tWTR, t_ck)) - 1; in get_sdram_tim_1_shdw()
443 val = DIV_ROUND_UP(timings->tFAW, t_ck*4); in get_sdram_tim_1_shdw()
445 val = max(min_tck->tRRD, DIV_ROUND_UP(timings->tRRD, t_ck)); in get_sdram_tim_1_shdw()
448 val = DIV_ROUND_UP(timings->tRAS_min + timings->tRPab, t_ck) - 1; in get_sdram_tim_1_shdw()
[all …]
Dof_memory.c109 struct lpddr2_timings *timings = NULL; in of_get_ddr_timings() local
128 timings = devm_kzalloc(dev, sizeof(*timings) * arr_sz, in of_get_ddr_timings()
131 if (!timings) in of_get_ddr_timings()
136 if (of_do_get_timings(np_tim, &timings[i])) { in of_get_ddr_timings()
137 devm_kfree(dev, timings); in of_get_ddr_timings()
146 return timings; in of_get_ddr_timings()
DKconfig65 timings. To preserve the bootloader provided timings, the reset
71 bootloader or else the GPMC timings won't be identical with the
72 bootloader timings.
/linux-4.4.14/include/video/
Domapdss.h295 const struct omap_video_timings *timings; member
539 struct omap_video_timings *timings);
541 struct omap_video_timings *timings);
543 struct omap_video_timings *timings);
558 struct omap_video_timings *timings);
560 struct omap_video_timings *timings);
562 struct omap_video_timings *timings);
577 struct omap_video_timings *timings);
579 struct omap_video_timings *timings);
581 struct omap_video_timings *timings);
[all …]
Ddisplay_timing.h86 struct display_timing **timings; member
95 return disp->timings[index]; in display_timings_get()
/linux-4.4.14/drivers/clk/tegra/
Dclk-emc.c88 struct emc_timing *timings; member
129 if (tegra->timings[i].ram_code != ram_code) in emc_determine_rate()
132 timing = tegra->timings + i; in emc_determine_rate()
136 req->rate = tegra->timings[i - 1].rate; in emc_determine_rate()
283 timing = tegra->timings + i; in get_backup_timing()
289 tegra->timings[timing_index].parent_index]) in get_backup_timing()
294 timing = tegra->timings + i; in get_backup_timing()
300 tegra->timings[timing_index].parent_index]) in get_backup_timing()
329 if (tegra->timings[i].rate == rate && in emc_set_rate()
330 tegra->timings[i].ram_code == ram_code) { in emc_set_rate()
[all …]
/linux-4.4.14/drivers/video/fbdev/savage/
Dsavagefb_driver.c146 struct xtimings *timings, in vgaHWInit() argument
151 if (!(timings->sync & FB_SYNC_HOR_HIGH_ACT)) in vgaHWInit()
154 if (!(timings->sync & FB_SYNC_VERT_HIGH_ACT)) in vgaHWInit()
169 reg->CRTC[0x00] = (timings->HTotal >> 3) - 5; in vgaHWInit()
170 reg->CRTC[0x01] = (timings->HDisplay >> 3) - 1; in vgaHWInit()
171 reg->CRTC[0x02] = (timings->HSyncStart >> 3) - 1; in vgaHWInit()
172 reg->CRTC[0x03] = (((timings->HSyncEnd >> 3) - 1) & 0x1f) | 0x80; in vgaHWInit()
173 reg->CRTC[0x04] = (timings->HSyncStart >> 3); in vgaHWInit()
174 reg->CRTC[0x05] = ((((timings->HSyncEnd >> 3) - 1) & 0x20) << 2) | in vgaHWInit()
175 (((timings->HSyncEnd >> 3)) & 0x1f); in vgaHWInit()
[all …]
/linux-4.4.14/Documentation/video4linux/
Dv4l2-pci-skeleton.c71 struct v4l2_dv_timings timings; member
336 pix->width = skel->timings.bt.width; in skeleton_fill_pix_format()
337 pix->height = skel->timings.bt.height; in skeleton_fill_pix_format()
338 if (skel->timings.bt.interlaced) { in skeleton_fill_pix_format()
494 struct v4l2_dv_timings *timings) in skeleton_s_dv_timings() argument
503 if (!v4l2_valid_dv_timings(timings, &skel_timings_cap, NULL, NULL)) in skeleton_s_dv_timings()
507 if (!v4l2_find_dv_timings_cap(timings, &skel_timings_cap, in skeleton_s_dv_timings()
512 if (v4l2_match_dv_timings(timings, &skel->timings, 0)) in skeleton_s_dv_timings()
525 skel->timings = *timings; in skeleton_s_dv_timings()
533 struct v4l2_dv_timings *timings) in skeleton_g_dv_timings() argument
[all …]
DREADME.davinci-vpbe50 API to set timings in VENC for a specific display resolution. As of this
56 setting timings at LCD controller port when external encoders are connected
57 at the port or LCD panel timings required. When external encoder/LCD panel
58 is connected, the timings for a specific standard/preset is retrieved from
59 the board specific table and the values are used to set the timings in
64 timings for the resolution supported and setting the dot clock. So we could
66 output name to board-xxx-evm.c). A table of timings for various LCDs
89 - add timings for supporting ths8200
/linux-4.4.14/drivers/video/
Ddisplay_timing.c15 if (disp->timings) { in display_timings_release()
19 kfree(disp->timings[i]); in display_timings_release()
20 kfree(disp->timings); in display_timings_release()
Dof_display_timing.c183 disp->timings = kzalloc(sizeof(struct display_timing *) * in of_get_display_timings()
185 if (!disp->timings) { in of_get_display_timings()
220 disp->timings[disp->num_timings] = dt; in of_get_display_timings()
/linux-4.4.14/arch/arm/boot/dts/
Delpida_ecb240abacn.dtsi23 timings_elpida_ECB240ABACN_400mhz: lpddr2-timings@0 {
24 compatible = "jedec,lpddr2-timings";
45 timings_elpida_ECB240ABACN_200mhz: lpddr2-timings@1 {
46 compatible = "jedec,lpddr2-timings";
Dsamsung_k3pe0e000b.dtsi23 timings_samsung_K3PE0E000B_533MHz: lpddr2-timings@0 {
24 compatible = "jedec,lpddr2-timings";
45 timings_samsung_K3PE0E000B_266MHz: lpddr2-timings@1 {
46 compatible = "jedec,lpddr2-timings";
Dimx6q-tx6q-1110.dts106 display-timings {
129 display-timings {
Dimx6dl-tx6u-811x.dts106 display-timings {
129 display-timings {
Dwm8650-mid.dts19 display-timings {
Dvt8500-bv07.dts18 display-timings {
Dwm8505-ref.dts18 display-timings {
Dwm8850-w70v2.dts30 display-timings {
Dimx53-tx53-x13x.dts190 display-timings {
215 display-timings {
Dimx6dl-aristainetos_7.dts31 display-timings {
Dimx25-eukrea-mbimxsd25-baseboard-dvi-svga.dts26 display-timings {
Dimx25-eukrea-mbimxsd25-baseboard-dvi-vga.dts26 display-timings {
Domap-gpmc-smsc9221.dtsi5 * or smsc 9218) has faster timings, leading to higher
Dimx6dl-aristainetos_4.dts42 display-timings {
Dimx6dl-tx6dl-comtft.dts59 display-timings {
Dimx6q-tx6q-1010-comtft.dts59 display-timings {
Dimx25-eukrea-mbimxsd25-baseboard-cmo-qvga.dts26 display-timings {
Datlas7-evb.dts93 display-timings {
Dimx28-cfa10056.dts74 display-timings {
Dimx6q-tx6q-1020-comtft.dts59 display-timings {
Dk2l-evm.dts54 /* all timings in nanoseconds */
Dimx28-cfa10058.dts61 display-timings {
Dk2e-evm.dts77 /* all timings in nanoseconds */
Dimx27-phytec-phycard-s-rdk.dts27 display-timings {
Dimx23-evk.dts70 display-timings {
Dimx28-cfa10057.dts88 display-timings {
Dimx6q-tx6q-1010.dts59 display-timings {
Dimx6dl-tx6u-801x.dts59 display-timings {
Dimx28-cfa10055.dts102 display-timings {
Dk2hk-evm.dts98 /* all timings in nanoseconds */
Dat91sam9rlek.dts47 display-timings {
Dimx6q-tx6q-1020.dts59 display-timings {
Dat91sam9263ek.dts109 display-timings {
Dat91sam9261ek.dts52 display-timings {
Dimx28-apx4devkit.dts104 display-timings {
Dimx51-apf51dev.dts33 display-timings {
Dimx28-apf28dev.dts93 display-timings {
Dimx51-babbage.dts47 display-timings {
75 display-timings {
/linux-4.4.14/arch/arm/plat-samsung/include/plat/
Dcpu-freq-core.h172 struct s3c_iotimings *timings);
175 struct s3c_iotimings *timings);
178 struct s3c_iotimings *timings);
227 struct s3c_iotimings *timings);
246 struct s3c_iotimings *timings);
/linux-4.4.14/drivers/gpu/drm/tilcdc/
Dtilcdc_panel.c31 struct display_timings *timings; member
176 struct display_timings *timings = panel_connector->mod->timings; in panel_connector_get_modes() local
179 for (i = 0; i < timings->num_timings; i++) { in panel_connector_get_modes()
183 if (videomode_from_timings(timings, &vm, i)) in panel_connector_get_modes()
190 if (timings->native_mode == i) in panel_connector_get_modes()
398 panel_mod->timings = of_get_display_timings(node); in panel_probe()
399 if (!panel_mod->timings) { in panel_probe()
417 display_timings_release(panel_mod->timings); in panel_probe()
437 display_timings_release(panel_mod->timings); in panel_remove()
/linux-4.4.14/drivers/media/pci/cobalt/
Dcobalt-v4l2.c161 struct v4l2_bt_timings *bt = &s->timings.bt; in cobalt_enable_output()
303 struct v4l2_bt_timings *bt = &s->timings.bt; in cobalt_start_streaming()
625 struct v4l2_enum_dv_timings *timings) in cobalt_enum_dv_timings() argument
630 if (timings->index) in cobalt_enum_dv_timings()
632 memset(timings->reserved, 0, sizeof(timings->reserved)); in cobalt_enum_dv_timings()
633 timings->timings = cea1080p60; in cobalt_enum_dv_timings()
636 timings->pad = 0; in cobalt_enum_dv_timings()
638 pad, enum_dv_timings, timings); in cobalt_enum_dv_timings()
642 struct v4l2_dv_timings *timings) in cobalt_s_dv_timings() argument
648 *timings = cea1080p60; in cobalt_s_dv_timings()
[all …]
Dcobalt-irq.c84 ioread32(&vmr->vactive_area) != s->timings.bt.height || in cobalt_dma_stream_queue_handler()
85 ioread32(&vmr->hactive_area) != s->timings.bt.width) { in cobalt_dma_stream_queue_handler()
/linux-4.4.14/Documentation/devicetree/bindings/display/imx/
Dldb.txt48 or a display-timings node that describes the video timings for the connected
62 display-timings are used instead.
64 Optional properties (required if display-timings are used):
65 - display-timings : A node that describes the display timings as defined in
116 /* Using display-timings and fsl,data-mapping/width instead */
124 display-timings {
Dfsl,imx-fb.txt42 display-timings {
/linux-4.4.14/Documentation/devicetree/bindings/memory-controllers/
Dnvidia,tegra-mc.txt21 emc-timings subnode
24 The node should contain a "emc-timings" subnode for each supported RAM type (see field RAM_CODE in
27 Required properties for "emc-timings" nodes :
33 Each "emc-timings" node should contain a subnode for every supported EMC clock rate.
86 emc-timings-3 {
Dtegra-emc.txt9 The node should contain a "emc-timings" subnode for each supported RAM type
13 Required properties for "emc-timings" nodes :
17 Each "emc-timings" node should contain a "timing" subnode for every supported
205 emc-timings-3 {
Dti-aemif.txt164 /* all timings in nanoseconds */
193 /* all timings in nanoseconds */
/linux-4.4.14/drivers/video/fbdev/omap2/omapfb/
Domapfb-main.c722 struct omap_video_timings timings; in check_fb_var() local
723 display->driver->get_timings(display, &timings); in check_fb_var()
726 var->pixclock = timings.pixelclock != 0 ? in check_fb_var()
727 KHZ2PICOS(timings.pixelclock / 1000) : in check_fb_var()
729 var->left_margin = timings.hbp; in check_fb_var()
730 var->right_margin = timings.hfp; in check_fb_var()
731 var->upper_margin = timings.vbp; in check_fb_var()
732 var->lower_margin = timings.vfp; in check_fb_var()
733 var->hsync_len = timings.hsw; in check_fb_var()
734 var->vsync_len = timings.vsw; in check_fb_var()
[all …]
/linux-4.4.14/Documentation/devicetree/bindings/display/exynos/
Dexynos7-decon.txt33 - i80-if-timings: timing configuration for lcd i80 interface support.
37 - display-timings: timing settings for DECON, as described in document [1].
38 Can be used in case timings cannot be provided otherwise
39 or to override timings provided by the panel.
Dsamsung-fimd.txt44 - display-timings: timing settings for FIMD, as described in document [1].
45 Can be used in case timings cannot be provided otherwise
46 or to override timings provided by the panel.
48 - i80-if-timings: timing configuration for lcd i80 interface support.
Dexynos_dp.txt52 - display-timings: timings for the connected panel as described by
98 display-timings {
Dexynos5433-decon.txt26 - i80-if-timings: specify whether the panel which is connected to decon uses
63 i80-if-timings {
/linux-4.4.14/Documentation/devicetree/bindings/display/panel/
Dsamsung,s6e8aa0.txt9 - display-timings: timings for the connected panel as described by [1]
43 display-timings {
Dsamsung,ld9040.txt9 - display-timings: timings for the connected panel according to [1]
43 display-timings {
Ddisplay-timing.txt4 display-timings node
46 for displays. If a display supports multiple signal timings, the native-mode
77 display-timings {
Dpanel-dpi.txt12 - "panel-timing" containing video timings
/linux-4.4.14/arch/arm/mach-s3c24xx/
Diotiming-s3c2410.c36 struct s3c_iotimings *timings) in s3c2410_print_timing() argument
42 bt = timings->bank[bank].io_2410; in s3c2410_print_timing()
436 struct s3c_iotimings *timings) in s3c2410_iotiming_get() argument
470 timings->bank[bank].io_2410 = bt; in s3c2410_iotiming_get()
476 s3c2410_print_timing("get", timings); in s3c2410_iotiming_get()
Diotiming-s3c2412.c233 struct s3c_iotimings *timings) in s3c2412_iotiming_get() argument
251 timings->bank[bank].io_2412 = bt; in s3c2412_iotiming_get()
255 s3c2412_print_timing("get", timings); in s3c2412_iotiming_get()
/linux-4.4.14/Documentation/devicetree/bindings/display/
Dwm,wm8505-fb.txt10 - display-timings: see display-timing.txt for information
19 display-timings {
Dvia,vt8500-fb.txt11 - display-timings: see display-timing.txt for information
21 display-timings {
Dmxsfb.txt17 - display-timings : Refer to binding doc display-timing.txt for details.
30 display-timings {
Dcirrus,clps711x-fb.txt34 display-timings {
Datmel,lcdc.txt75 display-timings {
/linux-4.4.14/Documentation/devicetree/bindings/display/tilcdc/
Dpanel.txt15 - display-timings: typical videomode of lcd panel. Multiple video modes
16 can be listed if the panel supports multiple timings, but the 'native-mode'
50 display-timings {
/linux-4.4.14/Documentation/devicetree/bindings/clock/
Dnvidia,tegra124-car.txt25 The node should contain a "emc-timings" subnode for each supported RAM type (see
28 Required properties for "emc-timings" nodes :
32 Each "emc-timings" node should contain a "timing" subnode for every supported
90 emc-timings-3 {
/linux-4.4.14/drivers/media/platform/s5p-tv/
Dhdmi_drv.c622 struct v4l2_dv_timings *timings) in hdmi_s_dv_timings() argument
630 timings, 0)) in hdmi_s_dv_timings()
638 hdev->cur_timings = *timings; in hdmi_s_dv_timings()
645 struct v4l2_dv_timings *timings) in hdmi_g_dv_timings() argument
647 *timings = sd_to_hdmi_dev(sd)->cur_timings; in hdmi_g_dv_timings()
680 struct v4l2_enum_dv_timings *timings) in hdmi_enum_dv_timings() argument
682 if (timings->pad != 0) in hdmi_enum_dv_timings()
684 if (timings->index >= ARRAY_SIZE(hdmi_timings)) in hdmi_enum_dv_timings()
686 timings->timings = hdmi_timings[timings->index].dv_timings; in hdmi_enum_dv_timings()
687 if (!hdmi_timings[timings->index].reduced_fps) in hdmi_enum_dv_timings()
[all …]
Dhdmiphy_drv.c195 struct v4l2_dv_timings *timings) in hdmiphy_s_dv_timings() argument
203 unsigned long pixclk = timings->bt.pixelclock; in hdmiphy_s_dv_timings()
206 if ((timings->bt.flags & V4L2_DV_FL_REDUCED_FPS) && pixclk == 74250000) in hdmiphy_s_dv_timings()
Dmixer_video.c506 struct v4l2_enum_dv_timings *timings) in mxr_enum_dv_timings() argument
512 timings->pad = 0; in mxr_enum_dv_timings()
516 ret = v4l2_subdev_call(to_outsd(mdev), pad, enum_dv_timings, timings); in mxr_enum_dv_timings()
523 struct v4l2_dv_timings *timings) in mxr_s_dv_timings() argument
540 ret = v4l2_subdev_call(to_outsd(mdev), video, s_dv_timings, timings); in mxr_s_dv_timings()
551 struct v4l2_dv_timings *timings) in mxr_g_dv_timings() argument
559 ret = v4l2_subdev_call(to_outsd(mdev), video, g_dv_timings, timings); in mxr_g_dv_timings()
/linux-4.4.14/drivers/media/platform/davinci/
Dvpif_capture.c1046 struct v4l2_enum_dv_timings *timings) in vpif_enum_dv_timings() argument
1063 timings->pad = 0; in vpif_enum_dv_timings()
1065 ret = v4l2_subdev_call(ch->sd, pad, enum_dv_timings, timings); in vpif_enum_dv_timings()
1080 struct v4l2_dv_timings *timings) in vpif_query_dv_timings() argument
1097 ret = v4l2_subdev_call(ch->sd, video, query_dv_timings, timings); in vpif_query_dv_timings()
1111 struct v4l2_dv_timings *timings) in vpif_s_dv_timings() argument
1133 if (timings->type != V4L2_DV_BT_656_1120) { in vpif_s_dv_timings()
1142 ret = v4l2_subdev_call(ch->sd, video, s_dv_timings, timings); in vpif_s_dv_timings()
1150 if (!(timings->bt.width && timings->bt.height && in vpif_s_dv_timings()
1151 (timings->bt.hbackporch || in vpif_s_dv_timings()
[all …]
Dvpif_display.c879 struct v4l2_enum_dv_timings *timings) in vpif_enum_dv_timings() argument
896 timings->pad = 0; in vpif_enum_dv_timings()
898 ret = v4l2_subdev_call(ch->sd, pad, enum_dv_timings, timings); in vpif_enum_dv_timings()
911 struct v4l2_dv_timings *timings) in vpif_s_dv_timings() argument
936 if (timings->type != V4L2_DV_BT_656_1120) { in vpif_s_dv_timings()
942 ret = v4l2_subdev_call(ch->sd, video, s_dv_timings, timings); in vpif_s_dv_timings()
950 if (!(timings->bt.width && timings->bt.height && in vpif_s_dv_timings()
951 (timings->bt.hbackporch || in vpif_s_dv_timings()
952 timings->bt.hfrontporch || in vpif_s_dv_timings()
953 timings->bt.hsync) && in vpif_s_dv_timings()
[all …]
Dvpbe.c410 struct v4l2_enum_dv_timings *timings) in vpbe_enum_dv_timings() argument
423 if (j == timings->index) in vpbe_enum_dv_timings()
431 timings->timings = output->modes[i].dv_timings; in vpbe_enum_dv_timings()
/linux-4.4.14/drivers/memory/tegra/
Dmc.c111 if (mc->timings[i].rate == rate) { in tegra_mc_write_emem_configuration()
112 timing = &mc->timings[i]; in tegra_mc_write_emem_configuration()
178 mc->timings = devm_kcalloc(mc->dev, child_count, sizeof(*timing), in load_timings()
180 if (!mc->timings) in load_timings()
186 timing = &mc->timings[i++]; in load_timings()
Dtegra124-emc.c482 struct emc_timing *timings; member
551 if (emc->timings[i].rate == rate) { in tegra_emc_find_timing()
552 timing = &emc->timings[i]; in tegra_emc_find_timing()
962 emc->timings = devm_kcalloc(emc->dev, child_count, sizeof(*timing), in tegra_emc_load_timings_from_dt()
964 if (!emc->timings) in tegra_emc_load_timings_from_dt()
970 timing = &emc->timings[i++]; in tegra_emc_load_timings_from_dt()
977 sort(emc->timings, emc->num_timings, sizeof(*timing), cmp_timings, in tegra_emc_load_timings_from_dt()
1037 struct emc_timing *timing = &emc->timings[i]; in emc_debug_supported_rates_show()
DKconfig16 This driver is required to change memory timings / clock rate for
/linux-4.4.14/drivers/media/usb/hdpvr/
Dhdpvr-video.c633 struct v4l2_dv_timings *timings) in vidioc_s_dv_timings() argument
645 if (v4l2_match_dv_timings(timings, hdpvr_dv_timings + i, 0)) in vidioc_s_dv_timings()
656 struct v4l2_dv_timings *timings) in vidioc_g_dv_timings() argument
664 *timings = dev->cur_dv_timings; in vidioc_g_dv_timings()
669 struct v4l2_dv_timings *timings) in vidioc_query_dv_timings() argument
701 *timings = hdpvr_dv_timings[i]; in vidioc_query_dv_timings()
711 struct v4l2_enum_dv_timings *timings) in vidioc_enum_dv_timings() argument
717 memset(timings->reserved, 0, sizeof(timings->reserved)); in vidioc_enum_dv_timings()
720 if (timings->index >= ARRAY_SIZE(hdpvr_dv_timings)) in vidioc_enum_dv_timings()
722 timings->timings = hdpvr_dv_timings[timings->index]; in vidioc_enum_dv_timings()
/linux-4.4.14/drivers/media/platform/vivid/
Dvivid-vid-common.h55 int vidioc_g_dv_timings(struct file *file, void *_fh, struct v4l2_dv_timings *timings);
56 int vidioc_enum_dv_timings(struct file *file, void *_fh, struct v4l2_enum_dv_timings *timings);
Dvivid-vid-cap.h63 int vivid_vid_cap_s_dv_timings(struct file *file, void *_fh, struct v4l2_dv_timings *timings);
64 int vidioc_query_dv_timings(struct file *file, void *_fh, struct v4l2_dv_timings *timings);
Dvivid-vid-cap.c1617 static bool valid_cvt_gtf_timings(struct v4l2_dv_timings *timings) in valid_cvt_gtf_timings() argument
1619 struct v4l2_bt_timings *bt = &timings->bt; in valid_cvt_gtf_timings()
1624 if (!v4l2_valid_dv_timings(timings, &vivid_dv_timings_cap, in valid_cvt_gtf_timings()
1635 bt->polarities, bt->interlaced, timings)) in valid_cvt_gtf_timings()
1647 aspect_ratio, timings)) in valid_cvt_gtf_timings()
1654 struct v4l2_dv_timings *timings) in vivid_vid_cap_s_dv_timings() argument
1660 if (!v4l2_find_dv_timings_cap(timings, &vivid_dv_timings_cap, in vivid_vid_cap_s_dv_timings()
1662 !valid_cvt_gtf_timings(timings)) in vivid_vid_cap_s_dv_timings()
1665 if (v4l2_match_dv_timings(timings, &dev->dv_timings_cap, 0)) in vivid_vid_cap_s_dv_timings()
1670 dev->dv_timings_cap = *timings; in vivid_vid_cap_s_dv_timings()
[all …]
Dvivid-vid-common.c820 struct v4l2_dv_timings *timings) in vidioc_g_dv_timings() argument
828 *timings = dev->dv_timings_cap; in vidioc_g_dv_timings()
832 *timings = dev->dv_timings_out; in vidioc_g_dv_timings()
838 struct v4l2_enum_dv_timings *timings) in vidioc_enum_dv_timings() argument
850 return v4l2_enum_dv_timings_cap(timings, &vivid_dv_timings_cap, in vidioc_enum_dv_timings()
Dvivid-vid-out.c1131 static bool valid_cvt_gtf_timings(struct v4l2_dv_timings *timings) in valid_cvt_gtf_timings() argument
1133 struct v4l2_bt_timings *bt = &timings->bt; in valid_cvt_gtf_timings()
1136 v4l2_valid_dv_timings(timings, &vivid_dv_timings_cap, NULL, NULL)) in valid_cvt_gtf_timings()
1143 struct v4l2_dv_timings *timings) in vivid_vid_out_s_dv_timings() argument
1148 if (!v4l2_find_dv_timings_cap(timings, &vivid_dv_timings_cap, in vivid_vid_out_s_dv_timings()
1150 !valid_cvt_gtf_timings(timings)) in vivid_vid_out_s_dv_timings()
1152 if (v4l2_match_dv_timings(timings, &dev->dv_timings_out, 0)) in vivid_vid_out_s_dv_timings()
1156 dev->dv_timings_out = *timings; in vivid_vid_out_s_dv_timings()
Dvivid-vid-out.h53 int vivid_vid_out_s_dv_timings(struct file *file, void *_fh, struct v4l2_dv_timings *timings);
/linux-4.4.14/drivers/i2c/busses/
Di2c-img-scb.c301 static struct img_i2c_timings timings[] = { variable
1134 timing = timings[0]; in img_i2c_init()
1135 for (i = 0; i < ARRAY_SIZE(timings); i++) { in img_i2c_init()
1136 if (i2c->bitrate <= timings[i].max_bitrate) { in img_i2c_init()
1137 timing = timings[i]; in img_i2c_init()
1141 if (i2c->bitrate > timings[ARRAY_SIZE(timings) - 1].max_bitrate) { in img_i2c_init()
1145 timings[ARRAY_SIZE(timings) - 1].max_bitrate); in img_i2c_init()
1146 timing = timings[ARRAY_SIZE(timings) - 1]; in img_i2c_init()
1329 i2c->bitrate = timings[0].max_bitrate; in img_i2c_probe()
/linux-4.4.14/Documentation/devicetree/bindings/mtd/
Dfsmc-nand.txt13 - timings: array of 6 bytes for NAND timings. The meanings of these bytes
54 timings = /bits/ 8 <0 0 0 2 3 0>;
Dvf610-nfc.txt15 in a board stuffing. Typical NAND memory timings derived from this
Dgpmc-nor.txt30 - gpmc,XXX Additional GPMC timings and settings parameters. See
/linux-4.4.14/Documentation/devicetree/bindings/bus/
Dti-gpmc.txt40 Chip-select signal timings (in nanoseconds) corresponding to GPMC_CONFIG2:
45 ADV signal timings (in nanoseconds) corresponding to GPMC_CONFIG3:
50 WE signals timings (in nanoseconds) corresponding to GPMC_CONFIG4:
54 OE signals timings (in nanoseconds) corresponding to GPMC_CONFIG4:
58 Access time and cycle time timings (in nanoseconds) corresponding to
/linux-4.4.14/drivers/media/platform/blackfin/
Dbfin_capture.c489 struct v4l2_enum_dv_timings *timings) in bcap_enum_dv_timings() argument
498 timings->pad = 0; in bcap_enum_dv_timings()
501 enum_dv_timings, timings); in bcap_enum_dv_timings()
505 struct v4l2_dv_timings *timings) in bcap_query_dv_timings() argument
515 query_dv_timings, timings); in bcap_query_dv_timings()
519 struct v4l2_dv_timings *timings) in bcap_g_dv_timings() argument
528 *timings = bcap_dev->dv_timings; in bcap_g_dv_timings()
533 struct v4l2_dv_timings *timings) in bcap_s_dv_timings() argument
546 ret = v4l2_subdev_call(bcap_dev->sd, video, s_dv_timings, timings); in bcap_s_dv_timings()
550 bcap_dev->dv_timings = *timings; in bcap_s_dv_timings()
/linux-4.4.14/drivers/gpu/drm/panel/
Dpanel-simple.c42 const struct display_timing *timings; member
103 const struct display_timing *dt = &panel->desc->timings[i]; in panel_simple_get_fixed_modes()
255 struct display_timing *timings) in panel_simple_get_timings() argument
263 if (timings) in panel_simple_get_timings()
265 timings[i] = p->desc->timings[i]; in panel_simple_get_timings()
730 .timings = &hannstar_hsd070pww1_timing,
754 .timings = &hannstar_hsd100pxn1_timing,
990 .timings = &okaya_rs800480t_7x0gp_timing,
/linux-4.4.14/Documentation/devicetree/bindings/media/xilinx/
Dxlnx,v-tpg.txt27 video timings for the TPG test patterns.
31 video timings.
/linux-4.4.14/include/media/
Dv4l2-ioctl.h271 struct v4l2_dv_timings *timings);
273 struct v4l2_dv_timings *timings);
275 struct v4l2_dv_timings *timings);
277 struct v4l2_enum_dv_timings *timings);
Dv4l2-subdev.h413 struct v4l2_dv_timings *timings);
415 struct v4l2_dv_timings *timings);
417 struct v4l2_dv_timings *timings);
633 struct v4l2_enum_dv_timings *timings);
/linux-4.4.14/drivers/video/fbdev/omap/
Domapfb.h128 int (*convert_timings) (struct extif_timings *timings);
129 void (*set_timings) (const struct extif_timings *timings);
/linux-4.4.14/include/linux/platform_data/
Demif_plat.h120 const struct lpddr2_timings *timings; member
/linux-4.4.14/drivers/staging/media/davinci_vpfe/
Dvpfe_video.c980 struct v4l2_enum_dv_timings *timings) in vpfe_enum_dv_timings() argument
986 timings->pad = 0; in vpfe_enum_dv_timings()
989 return v4l2_subdev_call(subdev, pad, enum_dv_timings, timings); in vpfe_enum_dv_timings()
1006 struct v4l2_dv_timings *timings) in vpfe_query_dv_timings() argument
1013 return v4l2_subdev_call(subdev, video, query_dv_timings, timings); in vpfe_query_dv_timings()
1029 struct v4l2_dv_timings *timings) in vpfe_s_dv_timings() argument
1039 video, s_dv_timings, timings); in vpfe_s_dv_timings()
1055 struct v4l2_dv_timings *timings) in vpfe_g_dv_timings() argument
1062 return v4l2_subdev_call(subdev, video, g_dv_timings, timings); in vpfe_g_dv_timings()
/linux-4.4.14/Documentation/arm/OMAP/
DDSS199 timings Display timings (pixclock,xres/hfp/hbp/hsw,yres/vfp/vbp/vsw)
200 When writing, two special timings are accepted for tv-out:
244 w=`cat $dvi/timings | cut -d "," -f 2 | cut -d "/" -f 1`
245 h=`cat $dvi/timings | cut -d "," -f 3 | cut -d "/" -f 1`
263 w=`cat $tv/timings | cut -d "," -f 2 | cut -d "/" -f 1`
264 h=`cat $tv/timings | cut -d "," -f 3 | cut -d "/" -f 1`
/linux-4.4.14/include/soc/tegra/
Dmc.h114 struct tegra_mc_timing *timings; member
/linux-4.4.14/arch/arm/mach-omap2/
Dvc.c233 struct omap3_vc_timings timings[2]; member
240 struct omap3_vc_timings *c = vc.timings; in omap3_vc_set_pmic_signaling()
360 struct omap3_vc_timings *c = vc.timings; in omap3_set_i2c_timings()
386 struct omap3_vc_timings *c = vc.timings; in omap3_set_off_timings()
/linux-4.4.14/include/drm/
Ddrm_panel.h75 struct display_timing *timings);
/linux-4.4.14/drivers/media/v4l2-core/
DMakefile22 obj-$(CONFIG_VIDEO_V4L2) += v4l2-dv-timings.o
/linux-4.4.14/Documentation/memory-devices/
Dti-emif.txt37 - Device AC timings: 'struct lpddr2_timings' and 'struct lpddr2_min_tck'
/linux-4.4.14/tools/perf/Documentation/
Dperf-sched.txt29 threads can then replay the timings (CPU runtime and sleep patterns)
/linux-4.4.14/Documentation/m68k/
DREADME.buddha134 All the timings have in common: Select and IOR/IOW rise at
180 All the timings with a very short select-signal (the 355ns
188 All the timings are calculated and only confirmed by
/linux-4.4.14/drivers/media/platform/omap/
Domap_vout.c450 timing = &dssdev->panel.timings; in omapvid_init()
1096 timing = &dssdev->panel.timings; in vidioc_try_fmt_vid_out()
1129 timing = &dssdev->panel.timings; in vidioc_s_fmt_vid_out()
1302 timing = &dssdev->panel.timings; in vidioc_s_crop()
1887 vout->fbuf.fmt.width = display->panel.timings.x_res; in omap_vout_setup_video_data()
1888 vout->fbuf.fmt.height = display->panel.timings.y_res; in omap_vout_setup_video_data()
2230 display->panel.timings.x_res, in omap_vout_probe()
2231 display->panel.timings.y_res); in omap_vout_probe()
/linux-4.4.14/Documentation/arm/Samsung-S3C24XX/
DCPUfreq.txt65 timings changing, any maximum frequency limits and information about the

12