Home
last modified time | relevance | path

Searched refs:SS (Results 1 – 29 of 29) sorted by relevance

/linux-4.4.14/arch/x86/include/uapi/asm/
Dptrace-abi.h22 #define SS 16 macro
58 #define SS 160 macro
/linux-4.4.14/tools/perf/arch/x86/tests/
Dregs_load.S14 #define SS 11 * 8 macro
47 movq $0, SS(%rdi)
84 movl $0, SS(%edi)
/linux-4.4.14/arch/x86/um/
Dptrace_64.c42 [SS >> 3] = HOST_SS,
88 case SS: in putreg()
167 case SS: in getreg()
Duser-offsets.c48 DEFINE(HOST_SS, SS); in foo()
73 DEFINE_LONGS(HOST_SS, SS); in foo()
Dptrace_32.c70 [SS] = HOST_SS,
101 case SS: in putreg()
152 case SS: in getreg()
Dsignal.c198 GETREG(SS, ss); in copy_sc_from_user()
290 PUTREG(SS, ss); in copy_sc_to_user()
/linux-4.4.14/tools/perf/arch/x86/util/
Dperf_regs.c16 SMPL_REG(SS, PERF_REG_X86_SS),
/linux-4.4.14/arch/x86/kernel/
Dmcount_64.S39 #define MCOUNT_REG_SIZE (SS+8 + MCOUNT_FRAME_SIZE)
212 movq %rcx, SS(%rsp)
/linux-4.4.14/drivers/memory/
Dti-aemif.c42 #define SS(x) ((x) << SS_SHIFT) macro
64 #define SS_VAL(x) (((x) & SS(SS_MAX)) >> SS_SHIFT)
82 EW(EW_MAX) | SS(SS_MAX) | \
/linux-4.4.14/Documentation/devicetree/bindings/crypto/
Dsun4i-ss.txt10 * "mod" : SS controller clock
/linux-4.4.14/Documentation/devicetree/bindings/usb/
Ddwc3.txt14 the second element is expected to be a handle to the USB3/SS PHY
24 - snps,u2ss_inp3_quirk: set if we enable P3 OK for U2/SS Inactive quirk
Dqcom,dwc3.txt8 "core" Master/Core clock, have to be >= 125 MHz for SS
/linux-4.4.14/drivers/power/
Dbq24190_charger.c343 #undef SS
374 BQ24190_SYSFS_FIELD_RO(vbus_stat, SS, VBUS_STAT),
375 BQ24190_SYSFS_FIELD_RO(chrg_stat, SS, CHRG_STAT),
376 BQ24190_SYSFS_FIELD_RO(dpm_stat, SS, DPM_STAT),
377 BQ24190_SYSFS_FIELD_RO(pg_stat, SS, PG_STAT),
378 BQ24190_SYSFS_FIELD_RO(therm_stat, SS, THERM_STAT),
379 BQ24190_SYSFS_FIELD_RO(vsys_stat, SS, VSYS_STAT),
/linux-4.4.14/arch/x86/um/os-Linux/
Dmcontext.c17 COPY(EIP); COPY_SEG_CPL3(CS); COPY(EFL); COPY_SEG_CPL3(SS); in get_regs_from_mc()
/linux-4.4.14/Documentation/devicetree/bindings/phy/
Dqcom-dwc3-usb-phy.txt1 Qualcomm DWC3 HS AND SS PHY CONTROLLER
/linux-4.4.14/arch/x86/entry/
Dcalling.h87 #define SS 20*8 macro
Dentry_64.S340 cmpq $__USER_DS, SS(%rsp) /* SS must match SYSRET */
609 testb $4, (SS-RIP)(%rsp)
Dentry_32.S362 movl PT_EFLAGS(%esp), %eax # mix EFLAGS, SS and CS
372 je ldt_ss # returning to user-space with LDT SS
/linux-4.4.14/Documentation/networking/caif/
Dspi_porting.txt52 signal a change of state of the input GPIO (SS) to the interface.
120 * SS signal. Once a edge is detected, the ss_cb() function should be
/linux-4.4.14/drivers/net/ethernet/amd/xgbe/
Dxgbe-dev.c677 if (XGMAC_IOREAD_BITS(pdata, MAC_TCR, SS) == 0x3) in xgbe_set_gmii_speed()
680 XGMAC_IOWRITE_BITS(pdata, MAC_TCR, SS, 0x3); in xgbe_set_gmii_speed()
687 if (XGMAC_IOREAD_BITS(pdata, MAC_TCR, SS) == 0x2) in xgbe_set_gmii_2500_speed()
690 XGMAC_IOWRITE_BITS(pdata, MAC_TCR, SS, 0x2); in xgbe_set_gmii_2500_speed()
697 if (XGMAC_IOREAD_BITS(pdata, MAC_TCR, SS) == 0) in xgbe_set_xgmii_speed()
700 XGMAC_IOWRITE_BITS(pdata, MAC_TCR, SS, 0); in xgbe_set_xgmii_speed()
/linux-4.4.14/Documentation/devicetree/bindings/net/
Dkeystone-netcp.txt52 - ranges: address range of NetCP (includes, Ethernet SS, PA and SA)
/linux-4.4.14/arch/arm/boot/dts/
Dimx6qdl-aristainetos2.dtsi498 MX6QDL_PAD_EIM_A23__GPIO6_IO06 0x1b0b0 /* spi bus #2 SS driver enable */
/linux-4.4.14/tools/perf/util/intel-pt-decoder/
Dx86-opcode-map.txt59 16: PUSH SS (i64)
60 17: POP SS (i64)
93 36: SEG=SS (Prefix)
/linux-4.4.14/arch/x86/lib/
Dx86-opcode-map.txt59 16: PUSH SS (i64)
60 17: POP SS (i64)
93 36: SEG=SS (Prefix)
/linux-4.4.14/Documentation/arm/pxa/
Dmfp.txt160 | RESERVED |PS|PU|PD| DRIVE |SS|SD|SO|EC|EF|ER|--| AF_SEL |
/linux-4.4.14/drivers/iommu/
Dmsm_iommu_hw-8xxx.h482 #define SET_SS(b, c, v) SET_CONTEXT_FIELD(b, c, FSR, SS, v)
670 #define GET_SS(b, c) GET_CONTEXT_FIELD(b, c, FSR, SS)
1039 #define SS (SS_MASK << SS_SHIFT) macro
/linux-4.4.14/arch/x86/kvm/
Dtrace.h270 EXS(DF), EXS(TS), EXS(NP), EXS(SS), EXS(GP), EXS(PF), \
Dvmx.c947 VMX_SEGMENT_FIELD(SS),
/linux-4.4.14/Documentation/x86/
Dboot.txt1064 must have read/write permission; CS must be __BOOT_CS and DS, ES, SS
1102 must have read/write permission; CS must be __BOOT_CS and DS, ES, SS