Home
last modified time | relevance | path

Searched refs:rate (Results 1 – 200 of 1481) sorted by relevance

12345678

/linux-4.1.27/arch/unicore32/kernel/
Dclock.c32 unsigned long rate; member
38 .rate = CLOCK_TICK_RATE,
95 return clk->rate; in clk_get_rate()
100 unsigned long rate; member
104 {.rate = 25175000, .cfg = 0x00002001, .div = 0x9},
105 {.rate = 31500000, .cfg = 0x00002001, .div = 0x7},
106 {.rate = 40000000, .cfg = 0x00003801, .div = 0x9},
107 {.rate = 49500000, .cfg = 0x00003801, .div = 0x7},
108 {.rate = 65000000, .cfg = 0x00002c01, .div = 0x4},
109 {.rate = 78750000, .cfg = 0x00002400, .div = 0x7},
[all …]
/linux-4.1.27/arch/arm/mach-ep93xx/
Dclock.c32 unsigned long rate; member
39 int (*set_rate)(struct clk *clk, unsigned long rate);
45 static int set_keytchclk_rate(struct clk *clk, unsigned long rate);
46 static int set_div_rate(struct clk *clk, unsigned long rate);
47 static int set_i2s_sclk_rate(struct clk *clk, unsigned long rate);
48 static int set_i2s_lrclk_rate(struct clk *clk, unsigned long rate);
51 .rate = EP93XX_EXT_CLK_RATE,
103 .rate = EP93XX_EXT_CLK_RATE,
107 .rate = EP93XX_EXT_CLK_RATE,
307 unsigned long rate = clk_get_rate(clk->parent); in get_uart_rate() local
[all …]
/linux-4.1.27/arch/c6x/platforms/
Dpll.c81 return clk->rate; in clk_get_rate()
85 long clk_round_rate(struct clk *clk, unsigned long rate) in clk_round_rate() argument
91 return clk->round_rate(clk, rate); in clk_round_rate()
93 return clk->rate; in clk_round_rate()
104 clk->rate = clk->recalc(clk); in propagate_rate()
109 int clk_set_rate(struct clk *clk, unsigned long rate) in clk_set_rate() argument
118 ret = clk->set_rate(clk, rate); in clk_set_rate()
123 clk->rate = clk->recalc(clk); in clk_set_rate()
151 clk->rate = clk->recalc(clk); in clk_set_parent()
164 if (WARN(clk->parent && !clk->parent->rate, in clk_register()
[all …]
/linux-4.1.27/arch/blackfin/mach-bf609/
Dclock.c115 long clk_round_rate(struct clk *clk, unsigned long rate) in clk_round_rate() argument
119 ret = clk->ops->round_rate(clk, rate); in clk_round_rate()
124 int clk_set_rate(struct clk *clk, unsigned long rate) in clk_set_rate() argument
128 ret = clk->ops->set_rate(clk, rate); in clk_set_rate()
135 return clk->rate; in vco_get_rate()
148 clk->parent->rate = clk_get_rate(clk->parent); in pll_get_rate()
149 return clk->parent->rate / (df + 1) * msel * 2; in pll_get_rate()
152 unsigned long pll_round_rate(struct clk *clk, unsigned long rate) in pll_round_rate() argument
155 div = rate / clk->parent->rate; in pll_round_rate()
156 return clk->parent->rate * div; in pll_round_rate()
[all …]
/linux-4.1.27/drivers/net/wireless/iwlwifi/mvm/
Drs.h191 #define is_legacy(rate) is_type_legacy((rate)->type) argument
192 #define is_ht_siso(rate) is_type_ht_siso((rate)->type) argument
193 #define is_ht_mimo2(rate) is_type_ht_mimo2((rate)->type) argument
194 #define is_vht_siso(rate) is_type_vht_siso((rate)->type) argument
195 #define is_vht_mimo2(rate) is_type_vht_mimo2((rate)->type) argument
196 #define is_siso(rate) is_type_siso((rate)->type) argument
197 #define is_mimo2(rate) is_type_mimo2((rate)->type) argument
198 #define is_mimo(rate) is_type_mimo((rate)->type) argument
199 #define is_ht(rate) is_type_ht((rate)->type) argument
200 #define is_vht(rate) is_type_vht((rate)->type) argument
[all …]
Drs.c203 struct rs_rate *rate = &tbl->rate; in rs_sgi_allow() local
207 if (is_ht20(rate) && (ht_cap->cap & in rs_sgi_allow()
210 if (is_ht40(rate) && (ht_cap->cap & in rs_sgi_allow()
213 if (is_ht80(rate) && (vht_cap->cap & in rs_sgi_allow()
527 static inline void rs_dump_rate(struct iwl_mvm *mvm, const struct rs_rate *rate, in rs_dump_rate() argument
532 prefix, rs_pretty_lq_type(rate->type), in rs_dump_rate()
533 rate->index, rs_pretty_ant(rate->ant), in rs_dump_rate()
534 rate->bw, rate->sgi, rate->ldpc, rate->stbc); in rs_dump_rate()
724 struct rs_rate *rate) in ucode_rate_from_rs_rate() argument
727 int index = rate->index; in ucode_rate_from_rs_rate()
[all …]
/linux-4.1.27/arch/arm/mach-omap2/
Dsdram-nokia.c129 long rate; member
141 static unsigned long sdrc_get_fclk_period(long rate) in sdrc_get_fclk_period() argument
144 return 1000000000 / rate; in sdrc_get_fclk_period()
147 static unsigned int sdrc_ps_to_ticks(unsigned int time_ps, long rate) in sdrc_ps_to_ticks() argument
152 tick_ps = sdrc_get_fclk_period(rate); in sdrc_ps_to_ticks()
159 int ticks, long rate, const char *name) in set_sdrc_timing_regval() argument
175 (unsigned int)sdrc_get_fclk_period(rate) * ticks / in set_sdrc_timing_regval()
183 #define SDRC_SET_ONE(reg, st, end, field, rate) \ argument
185 memory_timings->field, (rate), #field) < 0) \
188 #define SDRC_SET_ONE(reg, st, end, field, rate) \ argument
[all …]
Ddpll44xx.c119 unsigned long rate; in omap4_dpll_regm4xen_recalc() local
127 rate = omap2_get_dpll_rate(clk); in omap4_dpll_regm4xen_recalc()
132 rate *= OMAP4430_REGM4XEN_MULT; in omap4_dpll_regm4xen_recalc()
134 return rate; in omap4_dpll_regm4xen_recalc()
204 long omap4_dpll_regm4xen_determine_rate(struct clk_hw *hw, unsigned long rate, in omap4_dpll_regm4xen_determine_rate() argument
213 if (!hw || !rate) in omap4_dpll_regm4xen_determine_rate()
220 if (__clk_get_rate(dd->clk_bypass) == rate && in omap4_dpll_regm4xen_determine_rate()
224 rate = omap4_dpll_regm4xen_round_rate(hw, rate, in omap4_dpll_regm4xen_determine_rate()
229 *best_parent_rate = rate; in omap4_dpll_regm4xen_determine_rate()
231 return rate; in omap4_dpll_regm4xen_determine_rate()
Dclkt34xx_dpll3m2.c47 int omap3_core_dpll_m2_set_rate(struct clk_hw *hw, unsigned long rate, in omap3_core_dpll_m2_set_rate() argument
60 if (!clk || !rate) in omap3_core_dpll_m2_set_rate()
63 validrate = omap2_clksel_round_rate_div(clk, rate, &new_div); in omap3_core_dpll_m2_set_rate()
64 if (validrate != rate) in omap3_core_dpll_m2_set_rate()
69 if (rate > clkrate) in omap3_core_dpll_m2_set_rate()
70 sdrcrate <<= ((rate / clkrate) >> 1); in omap3_core_dpll_m2_set_rate()
72 sdrcrate >>= ((clkrate / rate) >> 1); in omap3_core_dpll_m2_set_rate()
106 new_div, unlock_dll, c, rate > clkrate, in omap3_core_dpll_m2_set_rate()
113 new_div, unlock_dll, c, rate > clkrate, in omap3_core_dpll_m2_set_rate()
Dclkt2xxx_dpllcore.c111 int omap2_reprogram_dpllcore(struct clk_hw *hw, unsigned long rate, in omap2_reprogram_dpllcore() argument
123 if ((rate == (cur_rate / 2)) && (mult == 2)) { in omap2_reprogram_dpllcore()
125 } else if ((rate == (cur_rate * 2)) && (mult == 1)) { in omap2_reprogram_dpllcore()
127 } else if (rate != cur_rate) { in omap2_reprogram_dpllcore()
128 valid_rate = omap2_dpllcore_round_rate(rate); in omap2_reprogram_dpllcore()
129 if (valid_rate != rate) in omap2_reprogram_dpllcore()
147 if (rate > low) { in omap2_reprogram_dpllcore()
149 mult = ((rate / 2) / 1000000); in omap2_reprogram_dpllcore()
153 mult = (rate / 1000000); in omap2_reprogram_dpllcore()
162 if (rate == curr_prcm_set->xtal_speed) /* If asking for 1-1 */ in omap2_reprogram_dpllcore()
Dsdram-hynix-h8mbx00u0mer-0em.h19 .rate = 200000000,
26 .rate = 166000000,
33 .rate = 100000000,
40 .rate = 83000000,
47 .rate = 0
Dsdram-micron-mt46h32m32lf-6.h23 .rate = 166000000,
30 .rate = 165941176,
37 .rate = 83000000,
44 .rate = 82970588,
51 .rate = 0
Dsdram-numonyx-m65kxxxxam.h19 .rate = 200000000,
26 .rate = 166000000,
33 .rate = 133000000,
40 .rate = 83000000,
47 .rate = 0
Dsdram-qimonda-hyb18m512160af-6.h22 .rate = 166000000,
29 .rate = 165941176,
36 .rate = 83000000,
43 .rate = 82970588,
50 .rate = 0
Ddpll3xxx.c475 long omap3_noncore_dpll_determine_rate(struct clk_hw *hw, unsigned long rate, in omap3_noncore_dpll_determine_rate() argument
484 if (!hw || !rate) in omap3_noncore_dpll_determine_rate()
491 if (__clk_get_rate(dd->clk_bypass) == rate && in omap3_noncore_dpll_determine_rate()
495 rate = omap2_dpll_round_rate(hw, rate, best_parent_rate); in omap3_noncore_dpll_determine_rate()
499 *best_parent_rate = rate; in omap3_noncore_dpll_determine_rate()
501 return rate; in omap3_noncore_dpll_determine_rate()
539 int omap3_noncore_dpll_set_rate(struct clk_hw *hw, unsigned long rate, in omap3_noncore_dpll_set_rate() argument
547 if (!hw || !rate) in omap3_noncore_dpll_set_rate()
568 __clk_get_name(hw->clk), rate); in omap3_noncore_dpll_set_rate()
589 unsigned long rate, in omap3_noncore_dpll_set_rate_and_parent() argument
[all …]
Dclkt2xxx_virt_prcm_set.c74 long omap2_round_to_table_rate(struct clk_hw *hw, unsigned long rate, in omap2_round_to_table_rate() argument
91 if (ptr->mpu_speed <= rate) in omap2_round_to_table_rate()
98 int omap2_select_table_rate(struct clk_hw *hw, unsigned long rate, in omap2_select_table_rate() argument
113 if (prcm->mpu_speed <= rate) { in omap2_select_table_rate()
121 rate / 1000000); in omap2_select_table_rate()
176 unsigned long rate; in omap2xxx_clkt_vps_check_bootloader_rates() local
178 rate = omap2xxx_clk_get_core_rate(); in omap2xxx_clkt_vps_check_bootloader_rates()
184 if (prcm->dpll_speed <= rate) in omap2xxx_clkt_vps_check_bootloader_rates()
Dclock3xxx.c53 int omap3_dpll4_set_rate(struct clk_hw *hw, unsigned long rate, in omap3_dpll4_set_rate() argument
66 return omap3_noncore_dpll_set_rate(hw, rate, parent_rate); in omap3_dpll4_set_rate()
81 int omap3_dpll4_set_rate_and_parent(struct clk_hw *hw, unsigned long rate, in omap3_dpll4_set_rate_and_parent() argument
89 return omap3_noncore_dpll_set_rate_and_parent(hw, rate, parent_rate, in omap3_dpll4_set_rate_and_parent()
Domap2-restart.c36 u32 rate; in omap2xxx_restart() local
38 rate = clk_get_rate(reset_sys_ck); in omap2xxx_restart()
39 clk_set_rate(reset_virt_prcm_set_ck, rate); in omap2xxx_restart()
Dtimer.c110 __omap_dm_timer_stop(&clkev, OMAP_TIMER_POSTED, clkev.rate); in omap2_gp_timer_set_mode()
114 period = clkev.rate / HZ; in omap2_gp_timer_set_mode()
321 timer->rate = clk_get_rate(timer->fclk); in omap_dm_timer_init_one()
354 clockevents_config_and_register(&clockevent_gpt, clkev.rate, in omap2_gp_clockevent_init()
359 clkev.rate); in omap2_gp_clockevent_init()
474 sched_clock_register(dmtimer_read_sched_clock, 32, clksrc.rate); in omap2_gptimer_clocksource_init()
476 if (clocksource_register_hz(&clocksource_gpt, clksrc.rate)) in omap2_gptimer_clocksource_init()
481 clocksource_gpt.name, clksrc.rate); in omap2_gptimer_clocksource_init()
498 unsigned long rate; in realtime_counter_init() local
514 rate = clk_get_rate(sys_clk); in realtime_counter_init()
[all …]
/linux-4.1.27/arch/arm/mach-omap1/
Dclock.c57 return clk->parent->rate / div; in omap1_sossi_recalc()
135 static int calc_dsor_exp(struct clk *clk, unsigned long rate) in calc_dsor_exp() argument
156 realrate = parent->rate; in calc_dsor_exp()
158 if (realrate <= rate) in calc_dsor_exp()
172 return clk->parent->rate / dsor; in omap1_ckctl_recalc()
190 return clk->parent->rate / dsor; in omap1_ckctl_recalc_dsp_domain()
194 int omap1_select_table_rate(struct clk *clk, unsigned long rate) in omap1_select_table_rate() argument
200 ref_rate = ck_ref_p->rate; in omap1_select_table_rate()
202 for (ptr = omap1_rate_table; ptr->rate; ptr++) { in omap1_select_table_rate()
210 if (ptr->rate <= rate) in omap1_select_table_rate()
[all …]
Dclock.h50 #define __clk_get_rate(clk) (clk->rate)
148 unsigned long rate; member
168 long (*clk_round_rate)(struct clk *clk, unsigned long rate);
169 int (*clk_set_rate)(struct clk *clk, unsigned long rate);
200 extern long omap1_clk_round_rate(struct clk *clk, unsigned long rate);
201 extern int omap1_clk_set_rate(struct clk *clk, unsigned long rate);
203 extern int omap1_set_sossi_rate(struct clk *clk, unsigned long rate);
206 extern int omap1_clk_set_rate_dsp_domain(struct clk *clk, unsigned long rate);
207 extern int omap1_set_uart_rate(struct clk *clk, unsigned long rate);
209 extern int omap1_set_ext_clk_rate(struct clk *clk, unsigned long rate);
[all …]
Dtime.c167 static __init void omap_init_mpu_timer(unsigned long rate) in omap_init_mpu_timer() argument
170 omap_mpu_timer_start(0, (rate / HZ) - 1, 1); in omap_init_mpu_timer()
173 clockevents_config_and_register(&clockevent_mpu_timer1, rate, in omap_init_mpu_timer()
189 static void __init omap_init_clocksource(unsigned long rate) in omap_init_clocksource() argument
196 sched_clock_register(omap_mpu_read_sched_clock, 32, rate); in omap_init_clocksource()
198 if (clocksource_mmio_init(&timer->read_tim, "mpu_timer2", rate, in omap_init_clocksource()
206 unsigned long rate; in omap_mpu_timer_init() local
210 rate = clk_get_rate(ck_ref); in omap_mpu_timer_init()
214 rate /= 2; in omap_mpu_timer_init()
216 omap_init_mpu_timer(rate); in omap_mpu_timer_init()
[all …]
Dclock_data.c81 .rate = 12000000,
423 .rate = 12000000,
443 .rate = 48000000,
462 .rate = 12000000,
481 .rate = 12000000,
501 .rate = 48000000,
513 .rate = 6000000,
523 .rate = 48000000, /* Actually 2 clocks, 12MHz and 48MHz */
533 .rate = 48000000,
544 .rate = 48000000,
[all …]
/linux-4.1.27/arch/arm/mach-davinci/
Dclock.c129 return clk->rate; in clk_get_rate()
133 long clk_round_rate(struct clk *clk, unsigned long rate) in clk_round_rate() argument
139 return clk->round_rate(clk, rate); in clk_round_rate()
141 return clk->rate; in clk_round_rate()
152 clk->rate = clk->recalc(clk); in propagate_rate()
157 int clk_set_rate(struct clk *clk, unsigned long rate) in clk_set_rate() argument
166 ret = clk->set_rate(clk, rate); in clk_set_rate()
171 clk->rate = clk->recalc(clk); in clk_set_rate()
199 clk->rate = clk->recalc(clk); in clk_set_parent()
212 if (WARN(clk->parent && !clk->parent->rate, in clk_register()
[all …]
Dclock.h91 unsigned long rate; member
104 int (*set_rate) (struct clk *clk, unsigned long rate);
105 int (*round_rate) (struct clk *clk, unsigned long rate);
130 int davinci_set_sysclk_rate(struct clk *clk, unsigned long rate);
131 int davinci_set_refclk_rate(unsigned long rate);
132 int davinci_simple_set_rate(struct clk *clk, unsigned long rate);
/linux-4.1.27/arch/mips/lantiq/
Dclk.c34 cpu_clk_generic[0].rate = cpu; in clkdev_add_static()
35 cpu_clk_generic[1].rate = fpi; in clkdev_add_static()
36 cpu_clk_generic[2].rate = io; in clkdev_add_static()
37 cpu_clk_generic[3].rate = ppe; in clkdev_add_static()
72 if (clk->rate != 0) in clk_get_rate()
73 return clk->rate; in clk_get_rate()
82 int clk_set_rate(struct clk *clk, unsigned long rate) in clk_set_rate() argument
89 while (*r && (*r != rate)) in clk_set_rate()
93 clk->cl.dev_id, clk->cl.con_id, rate); in clk_set_rate()
97 clk->rate = rate; in clk_set_rate()
[all …]
/linux-4.1.27/drivers/clk/samsung/
Dclk-pll.c32 struct samsung_clk_pll *pll, unsigned long rate) in samsung_get_pll_settings() argument
38 if (rate == rate_table[i].rate) in samsung_get_pll_settings()
54 if (drate >= rate_table[i].rate) in samsung_pll_round_rate()
55 return rate_table[i].rate; in samsung_pll_round_rate()
59 return rate_table[i - 1].rate; in samsung_pll_round_rate()
162 const struct samsung_pll_rate_table *rate, u32 pll_con) in samsung_pll35xx_mp_change() argument
169 return (rate->mdiv != old_mdiv || rate->pdiv != old_pdiv); in samsung_pll35xx_mp_change()
176 const struct samsung_pll_rate_table *rate; in samsung_pll35xx_set_rate() local
180 rate = samsung_get_pll_settings(pll, drate); in samsung_pll35xx_set_rate()
181 if (!rate) { in samsung_pll35xx_set_rate()
[all …]
Dclk-pll.h44 .rate = (_rate), \
52 .rate = (_rate), \
61 .rate = (_rate), \
70 .rate = (_rate), \
80 .rate = (_rate), \
93 unsigned int rate; member
/linux-4.1.27/arch/arm/mach-imx/
Dclk-pllv3.c107 static long clk_pllv3_round_rate(struct clk_hw *hw, unsigned long rate, in clk_pllv3_round_rate() argument
112 return (rate >= parent_rate * 22) ? parent_rate * 22 : in clk_pllv3_round_rate()
116 static int clk_pllv3_set_rate(struct clk_hw *hw, unsigned long rate, in clk_pllv3_set_rate() argument
122 if (rate == parent_rate * 22) in clk_pllv3_set_rate()
124 else if (rate == parent_rate * 20) in clk_pllv3_set_rate()
154 static long clk_pllv3_sys_round_rate(struct clk_hw *hw, unsigned long rate, in clk_pllv3_sys_round_rate() argument
162 if (rate > max_rate) in clk_pllv3_sys_round_rate()
163 rate = max_rate; in clk_pllv3_sys_round_rate()
164 else if (rate < min_rate) in clk_pllv3_sys_round_rate()
165 rate = min_rate; in clk_pllv3_sys_round_rate()
[all …]
Dclk-pfd.c71 static long clk_pfd_round_rate(struct clk_hw *hw, unsigned long rate, in clk_pfd_round_rate() argument
77 tmp = tmp * 18 + rate / 2; in clk_pfd_round_rate()
78 do_div(tmp, rate); in clk_pfd_round_rate()
91 static int clk_pfd_set_rate(struct clk_hw *hw, unsigned long rate, in clk_pfd_set_rate() argument
98 tmp = tmp * 18 + rate / 2; in clk_pfd_set_rate()
99 do_div(tmp, rate); in clk_pfd_set_rate()
Dclk-pllv1.c46 unsigned long rate; in clk_pllv1_recalc_rate() local
81 rate = parent_rate * 2; in clk_pllv1_recalc_rate()
82 rate /= pd + 1; in clk_pllv1_recalc_rate()
84 ll = (unsigned long long)rate * mfn_abs; in clk_pllv1_recalc_rate()
91 ll = (rate * mfi) + ll; in clk_pllv1_recalc_rate()
Dclk-cpu.c37 static long clk_cpu_round_rate(struct clk_hw *hw, unsigned long rate, in clk_cpu_round_rate() argument
42 return clk_round_rate(cpu->pll, rate); in clk_cpu_round_rate()
45 static int clk_cpu_set_rate(struct clk_hw *hw, unsigned long rate, in clk_cpu_set_rate() argument
57 ret = clk_set_rate(cpu->pll, rate); in clk_cpu_set_rate()
66 clk_set_rate(cpu->div, rate); in clk_cpu_set_rate()
/linux-4.1.27/arch/sh/kernel/cpu/sh4/
Dclock-sh4-202.c28 return clk->parent->rate / frqcr3_divisors[idx]; in emi_clk_recalc()
31 static inline int frqcr3_lookup(struct clk *clk, unsigned long rate) in frqcr3_lookup() argument
33 int divisor = clk->parent->rate / rate; in frqcr3_lookup()
56 return clk->parent->rate / frqcr3_divisors[idx]; in femi_clk_recalc()
84 if (clk->ops->set_rate(clk, clk->parent->rate / divisor) == 0) in shoc_clk_init()
94 return clk->parent->rate / frqcr3_divisors[idx]; in shoc_clk_recalc()
97 static int shoc_clk_verify_rate(struct clk *clk, unsigned long rate) in shoc_clk_verify_rate() argument
104 if (rate > bclk_rate) in shoc_clk_verify_rate()
106 if (rate > 66000000) in shoc_clk_verify_rate()
112 static int shoc_clk_set_rate(struct clk *clk, unsigned long rate) in shoc_clk_set_rate() argument
[all …]
Dclock-sh4.c31 clk->rate *= pfc_divisors[__raw_readw(FRQCR) & 0x0007]; in master_clk_init()
41 return clk->parent->rate / pfc_divisors[idx]; in module_clk_recalc()
51 return clk->parent->rate / bfc_divisors[idx]; in bus_clk_recalc()
61 return clk->parent->rate / ifc_divisors[idx]; in cpu_clk_recalc()
/linux-4.1.27/drivers/clocksource/
Dtimer-integrator-ap.c42 unsigned long rate = inrate; in integrator_clocksource_init() local
44 if (rate >= 1500000) { in integrator_clocksource_init()
45 rate /= 16; in integrator_clocksource_init()
53 rate, 200, 16, clocksource_mmio_readl_down); in integrator_clocksource_init()
56 sched_clock_register(integrator_read_sched_clock, 16, rate); in integrator_clocksource_init()
135 unsigned long rate = inrate; in integrator_clockevent_init() local
140 if (rate > 0x100000 * HZ) { in integrator_clockevent_init()
141 rate /= 256; in integrator_clockevent_init()
143 } else if (rate > 0x10000 * HZ) { in integrator_clockevent_init()
144 rate /= 16; in integrator_clockevent_init()
[all …]
Ddw_apb_timer_of.c27 void __iomem **base, u32 *rate) in timer_get_base_and_rate() argument
52 *rate = clk_get_rate(timer_clk); in timer_get_base_and_rate()
57 if (of_property_read_u32(np, "clock-freq", rate) && in timer_get_base_and_rate()
58 of_property_read_u32(np, "clock-frequency", rate)) in timer_get_base_and_rate()
66 u32 irq, rate; in add_clockevent() local
72 timer_get_base_and_rate(event_timer, &iobase, &rate); in add_clockevent()
75 rate); in add_clockevent()
89 u32 rate; in add_clocksource() local
91 timer_get_base_and_rate(source_timer, &iobase, &rate); in add_clocksource()
93 cs = dw_apb_clocksource_init(300, source_timer->name, iobase, rate); in add_clocksource()
[all …]
Dclps711x-timer.c36 unsigned long rate; in _clps711x_clksrc_init() local
43 rate = clk_get_rate(clock); in _clps711x_clksrc_init()
47 clocksource_mmio_init(tcd, "clps711x-clocksource", rate, 300, 16, in _clps711x_clksrc_init()
50 sched_clock_register(clps711x_sched_clock_read, 16, rate); in _clps711x_clksrc_init()
73 unsigned long rate; in _clps711x_clkevt_init() local
86 rate = clk_get_rate(clock); in _clps711x_clkevt_init()
89 writew(DIV_ROUND_CLOSEST(rate, HZ), base); in _clps711x_clkevt_init()
Dnomadik-mtu.c197 unsigned long rate; in nmdk_timer_init() local
212 rate = clk_get_rate(clk); in nmdk_timer_init()
213 if (rate > 32000000) { in nmdk_timer_init()
214 rate /= 16; in nmdk_timer_init()
221 nmdk_cycle = DIV_ROUND_CLOSEST(rate, HZ); in nmdk_timer_init()
228 rate, 200, 32, clocksource_mmio_readl_down)) in nmdk_timer_init()
233 sched_clock_register(nomadik_read_sched_clock, 32, rate); in nmdk_timer_init()
240 clockevents_config_and_register(&nmdk_clkevt, rate, 2, 0xffffffffU); in nmdk_timer_init()
243 mtu_delay_timer.freq = rate; in nmdk_timer_init()
Dtime-efm32.c132 unsigned long rate; in efm32_clocksource_init() local
148 rate = clk_get_rate(clk); in efm32_clocksource_init()
163 DIV_ROUND_CLOSEST(rate, 1024), 200, 16, in efm32_clocksource_init()
190 unsigned long rate; in efm32_clockevent_init() local
207 rate = clk_get_rate(clk); in efm32_clockevent_init()
226 clock_event_ddata.periodic_top = DIV_ROUND_CLOSEST(rate, 1024 * HZ); in efm32_clockevent_init()
229 DIV_ROUND_CLOSEST(rate, 1024), in efm32_clockevent_init()
Dsun4i_timer.c148 unsigned long rate = 0; in sun4i_timer_init() local
166 rate = clk_get_rate(clk); in sun4i_timer_init()
180 sched_clock_register(sun4i_timer_sched_read, 32, rate); in sun4i_timer_init()
183 rate, 350, 32, clocksource_mmio_readl_down); in sun4i_timer_init()
185 ticks_per_jiffy = DIV_ROUND_UP(rate, HZ); in sun4i_timer_init()
196 clockevents_config_and_register(&sun4i_clockevent, rate, in sun4i_timer_init()
Dtimer-digicolor.c150 unsigned long rate; in digicolor_timer_init() local
176 rate = clk_get_rate(clk); in digicolor_timer_init()
177 dc_timer_dev.ticks_per_jiffy = DIV_ROUND_UP(rate, HZ); in digicolor_timer_init()
183 sched_clock_register(digicolor_timer_sched_read, 32, rate); in digicolor_timer_init()
185 rate, 340, 32, clocksource_mmio_readl_down); in digicolor_timer_init()
196 clockevents_config_and_register(&dc_timer_dev.ce, rate, 0, 0xffffffff); in digicolor_timer_init()
Dtimer-u300.c367 unsigned long rate; in u300_timer_init_of() local
384 rate = clk_get_rate(clk); in u300_timer_init_of()
386 u300_clockevent_data.ticks_per_jiffy = DIV_ROUND_CLOSEST(rate, HZ); in u300_timer_init_of()
388 sched_clock_register(u300_read_sched_clock, 32, rate); in u300_timer_init_of()
391 u300_delay_timer.freq = rate; in u300_timer_init_of()
433 "GPT2", rate, 300, 32, clocksource_mmio_readl_up)) in u300_timer_init_of()
437 clockevents_config_and_register(&u300_clockevent_data.cevd, rate, in u300_timer_init_of()
/linux-4.1.27/drivers/clk/rockchip/
Dclk-pll.c53 struct rockchip_clk_pll *pll, unsigned long rate) in rockchip_get_pll_settings() argument
59 if (rate == rate_table[i].rate) in rockchip_get_pll_settings()
75 if (drate >= rate_table[i].rate) in rockchip_pll_round_rate()
76 return rate_table[i].rate; in rockchip_pll_round_rate()
80 return rate_table[i - 1].rate; in rockchip_pll_round_rate()
162 const struct rockchip_pll_rate_table *rate; in rockchip_rk3066_pll_set_rate() local
181 rate = rockchip_get_pll_settings(pll, drate); in rockchip_rk3066_pll_set_rate()
182 if (!rate) { in rockchip_rk3066_pll_set_rate()
189 __func__, rate->rate, rate->nr, rate->no, rate->nf); in rockchip_rk3066_pll_set_rate()
202 writel(HIWORD_UPDATE(rate->nr - 1, RK3066_PLLCON0_NR_MASK, in rockchip_rk3066_pll_set_rate()
[all …]
Dclk-cpu.c74 struct rockchip_cpuclk *cpuclk, unsigned long rate) in rockchip_get_cpuclk_settings() argument
81 if (rate == rate_table[i].prate) in rockchip_get_cpuclk_settings()
105 const struct rockchip_cpuclk_rate_table *rate) in rockchip_cpuclk_set_dividers() argument
110 for (i = 0; i < ARRAY_SIZE(rate->divs); i++) { in rockchip_cpuclk_set_dividers()
111 const struct rockchip_cpuclk_clksel *clksel = &rate->divs[i]; in rockchip_cpuclk_set_dividers()
176 const struct rockchip_cpuclk_rate_table *rate; in rockchip_cpuclk_post_rate_change() local
179 rate = rockchip_get_cpuclk_settings(cpuclk, ndata->new_rate); in rockchip_cpuclk_post_rate_change()
180 if (!rate) { in rockchip_cpuclk_post_rate_change()
189 rockchip_cpuclk_set_dividers(cpuclk, rate); in rockchip_cpuclk_post_rate_change()
204 rockchip_cpuclk_set_dividers(cpuclk, rate); in rockchip_cpuclk_post_rate_change()
/linux-4.1.27/drivers/clk/qcom/
Dclk-rcg2.c135 calc_rate(unsigned long rate, u32 m, u32 n, u32 mode, u32 hid_div) in calc_rate() argument
138 rate *= 2; in calc_rate()
139 rate /= hid_div + 1; in calc_rate()
143 u64 tmp = rate; in calc_rate()
146 rate = tmp; in calc_rate()
149 return rate; in calc_rate()
180 const struct freq_tbl *f, unsigned long rate, in _freq_tbl_determine_rate() argument
188 f = qcom_find_freq(f, rate); in _freq_tbl_determine_rate()
200 rate /= 2; in _freq_tbl_determine_rate()
201 rate *= f->pre_div + 1; in _freq_tbl_determine_rate()
[all …]
Dclk-rcg.c334 calc_rate(unsigned long rate, u32 m, u32 n, u32 mode, u32 pre_div) in calc_rate() argument
337 rate /= pre_div + 1; in calc_rate()
340 u64 tmp = rate; in calc_rate()
343 rate = tmp; in calc_rate()
346 return rate; in calc_rate()
408 const struct freq_tbl *f, unsigned long rate, in _freq_tbl_determine_rate() argument
417 f = qcom_find_freq(f, rate); in _freq_tbl_determine_rate()
428 rate = rate * f->pre_div; in _freq_tbl_determine_rate()
430 u64 tmp = rate; in _freq_tbl_determine_rate()
433 rate = tmp; in _freq_tbl_determine_rate()
[all …]
Dclk-pll.c97 unsigned long rate; in clk_pll_recalc_rate() local
108 rate = parent_rate * l; in clk_pll_recalc_rate()
113 rate += tmp; in clk_pll_recalc_rate()
119 rate /= config + 1; in clk_pll_recalc_rate()
122 return rate; in clk_pll_recalc_rate()
126 struct pll_freq_tbl *find_freq(const struct pll_freq_tbl *f, unsigned long rate) in find_freq() argument
132 if (rate <= f->freq) in find_freq()
139 clk_pll_determine_rate(struct clk_hw *hw, unsigned long rate, in clk_pll_determine_rate() argument
146 f = find_freq(pll->freq_tbl, rate); in clk_pll_determine_rate()
154 clk_pll_set_rate(struct clk_hw *hw, unsigned long rate, unsigned long p_rate) in clk_pll_set_rate() argument
[all …]
Dclk-regmap-divider.c26 static long div_round_rate(struct clk_hw *hw, unsigned long rate, in div_round_rate() argument
31 return divider_round_rate(hw, rate, prate, NULL, divider->width, in div_round_rate()
35 static int div_set_rate(struct clk_hw *hw, unsigned long rate, in div_set_rate() argument
42 div = divider_get_val(rate, parent_rate, NULL, divider->width, in div_set_rate()
/linux-4.1.27/arch/mips/ar7/
Dclock.c101 .rate = 125000000,
105 .rate = 150000000,
195 base_clock = cpu_clk.rate; in tnetd7300_get_clock()
222 int base_clock = bus_clk.rate; in tnetd7300_set_clock()
226 base_clock = bus_clk.rate; in tnetd7300_set_clock()
235 base_clock = cpu_clk.rate; in tnetd7300_set_clock()
257 bus_clk.rate = tnetd7300_get_clock(BUS_PLL_SOURCE_SHIFT, in tnetd7300_init_clocks()
261 cpu_clk.rate = tnetd7300_get_clock(CPU_PLL_SOURCE_SHIFT, in tnetd7300_init_clocks()
264 cpu_clk.rate = bus_clk.rate; in tnetd7300_init_clocks()
266 if (dsp_clk.rate == 250000000) in tnetd7300_init_clocks()
[all …]
/linux-4.1.27/drivers/clk/tegra/
Dclk-audio-sync.c28 return sync->rate; in clk_sync_source_recalc_rate()
31 static long clk_sync_source_round_rate(struct clk_hw *hw, unsigned long rate, in clk_sync_source_round_rate() argument
36 if (rate > sync->max_rate) in clk_sync_source_round_rate()
39 return rate; in clk_sync_source_round_rate()
42 static int clk_sync_source_set_rate(struct clk_hw *hw, unsigned long rate, in clk_sync_source_set_rate() argument
47 sync->rate = rate; in clk_sync_source_set_rate()
58 unsigned long rate, unsigned long max_rate) in tegra_clk_register_sync_source() argument
70 sync->rate = rate; in tegra_clk_register_sync_source()
Dclk-divider.c33 static int get_div(struct tegra_clk_frac_div *divider, unsigned long rate, in get_div() argument
40 if (!rate) in get_div()
49 divider_ux1 += rate - 1; in get_div()
51 do_div(divider_ux1, rate); in get_div()
73 u64 rate = parent_rate; in clk_frac_div_recalc_rate() local
81 rate *= mul; in clk_frac_div_recalc_rate()
82 rate += div - 1; in clk_frac_div_recalc_rate()
83 do_div(rate, div); in clk_frac_div_recalc_rate()
85 return rate; in clk_frac_div_recalc_rate()
88 static long clk_frac_div_round_rate(struct clk_hw *hw, unsigned long rate, in clk_frac_div_round_rate() argument
[all …]
Dclk-pll.c394 unsigned long rate, unsigned long parent_rate) in _get_table_rate() argument
401 sel->output_rate == rate) in _get_table_rate()
418 unsigned long rate, unsigned long parent_rate) in _calc_rate() argument
428 cfreq = (rate <= 1000000 * 1000) ? 1000000 : 2000000; in _calc_rate()
431 cfreq = (rate <= 1000000 * 1000) ? 1000000 : 2600000; in _calc_rate()
435 cfreq = (rate <= 1200000 * 1000) ? 1200000 : 2400000; in _calc_rate()
451 for (cfg->output_rate = rate; cfg->output_rate < 200 * cfreq; in _calc_rate()
541 unsigned long rate) in _update_pll_cpcon() argument
556 if (rate >= (pll->params->vco_max >> 1)) in _update_pll_cpcon()
564 unsigned long rate) in _program_pll() argument
[all …]
/linux-4.1.27/arch/arm/plat-versatile/
Dclock.c34 return clk->rate; in clk_get_rate()
38 long clk_round_rate(struct clk *clk, unsigned long rate) in clk_round_rate() argument
42 ret = clk->ops->round(clk, rate); in clk_round_rate()
47 int clk_set_rate(struct clk *clk, unsigned long rate) in clk_set_rate() argument
51 ret = clk->ops->set(clk, rate); in clk_set_rate()
56 long icst_clk_round(struct clk *clk, unsigned long rate) in icst_clk_round() argument
59 vco = icst_hz_to_vco(clk->params, rate); in icst_clk_round()
64 int icst_clk_set(struct clk *clk, unsigned long rate) in icst_clk_set() argument
68 vco = icst_hz_to_vco(clk->params, rate); in icst_clk_set()
69 clk->rate = icst_hz(clk->params, vco); in icst_clk_set()
/linux-4.1.27/drivers/clk/ti/
Dfapll.c170 long long rate; in ti_fapll_recalc_rate() local
175 rate = parent_rate; in ti_fapll_recalc_rate()
181 do_div(rate, fapll_p); in ti_fapll_recalc_rate()
184 rate *= fapll_n; in ti_fapll_recalc_rate()
186 return rate; in ti_fapll_recalc_rate()
199 static int ti_fapll_set_div_mult(unsigned long rate, in ti_fapll_set_div_mult() argument
209 if (rate < parent_rate) { in ti_fapll_set_div_mult()
214 *mult_n = rate / parent_rate; in ti_fapll_set_div_mult()
222 static long ti_fapll_round_rate(struct clk_hw *hw, unsigned long rate, in ti_fapll_round_rate() argument
228 if (!rate) in ti_fapll_round_rate()
[all …]
/linux-4.1.27/drivers/gpu/drm/msm/hdmi/
Dhdmi_audio.c104 info->level_shift_value, info->downmix_inhibit, audio->rate); in hdmi_audio_update()
136 n = arcs->lut[audio->rate].n; in hdmi_audio_update()
137 cts = arcs->lut[audio->rate].cts; in hdmi_audio_update()
139 if ((MSM_HDMI_SAMPLE_RATE_192KHZ == audio->rate) || in hdmi_audio_update()
140 (MSM_HDMI_SAMPLE_RATE_176_4KHZ == audio->rate)) { in hdmi_audio_update()
143 } else if ((MSM_HDMI_SAMPLE_RATE_96KHZ == audio->rate) || in hdmi_audio_update()
144 (MSM_HDMI_SAMPLE_RATE_88_2KHZ == audio->rate)) { in hdmi_audio_update()
157 if ((MSM_HDMI_SAMPLE_RATE_48KHZ == audio->rate) || in hdmi_audio_update()
158 (MSM_HDMI_SAMPLE_RATE_96KHZ == audio->rate) || in hdmi_audio_update()
159 (MSM_HDMI_SAMPLE_RATE_192KHZ == audio->rate)) in hdmi_audio_update()
[all …]
Dhdmi_phy_8960.c47 unsigned long rate; member
357 static const struct pll_rate *find_rate(unsigned long rate) in find_rate() argument
361 if (rate > freqtbl[i].rate) in find_rate()
373 static long hdmi_pll_round_rate(struct clk_hw *hw, unsigned long rate, in hdmi_pll_round_rate() argument
376 const struct pll_rate *pll_rate = find_rate(rate); in hdmi_pll_round_rate()
377 return pll_rate->rate; in hdmi_pll_round_rate()
380 static int hdmi_pll_set_rate(struct clk_hw *hw, unsigned long rate, in hdmi_pll_set_rate() argument
385 const struct pll_rate *pll_rate = find_rate(rate); in hdmi_pll_set_rate()
388 DBG("rate=%lu", rate); in hdmi_pll_set_rate()
393 phy_8960->pixclk = rate; in hdmi_pll_set_rate()
[all …]
/linux-4.1.27/drivers/clk/
Dclk-vt8500.c140 static long vt8500_dclk_round_rate(struct clk_hw *hw, unsigned long rate, in vt8500_dclk_round_rate() argument
146 if (rate == 0) in vt8500_dclk_round_rate()
149 divisor = *prate / rate; in vt8500_dclk_round_rate()
152 if (rate * divisor < *prate) in vt8500_dclk_round_rate()
166 static int vt8500_dclk_set_rate(struct clk_hw *hw, unsigned long rate, in vt8500_dclk_set_rate() argument
173 if (rate == 0) in vt8500_dclk_set_rate()
176 divisor = parent_rate / rate; in vt8500_dclk_set_rate()
358 static void vt8500_find_pll_bits(unsigned long rate, unsigned long parent_rate, in vt8500_find_pll_bits() argument
364 if ((rate < parent_rate * 4) || (rate > parent_rate * 62)) { in vt8500_find_pll_bits()
370 if (rate <= parent_rate * 31) in vt8500_find_pll_bits()
[all …]
Dclk-si5351.c274 unsigned long rate; in si5351_clkin_recalc_rate() local
277 rate = parent_rate; in si5351_clkin_recalc_rate()
280 rate /= 8; in si5351_clkin_recalc_rate()
283 rate /= 4; in si5351_clkin_recalc_rate()
286 rate /= 2; in si5351_clkin_recalc_rate()
295 __func__, (1 << (idiv >> 6)), rate); in si5351_clkin_recalc_rate()
297 return rate; in si5351_clkin_recalc_rate()
330 static int si5351_vxco_set_rate(struct clk_hw *hw, unsigned long rate, in si5351_vxco_set_rate() argument
425 unsigned long long rate; in si5351_pll_recalc_rate() local
434 rate = hwdata->params.p1 * hwdata->params.p3; in si5351_pll_recalc_rate()
[all …]
Dclk-divider.c205 unsigned long parent_rate, unsigned long rate, in _div_round_up() argument
208 int div = DIV_ROUND_UP(parent_rate, rate); in _div_round_up()
219 unsigned long parent_rate, unsigned long rate, in _div_round_closest() argument
225 up = DIV_ROUND_UP(parent_rate, rate); in _div_round_closest()
226 down = parent_rate / rate; in _div_round_closest()
239 return (rate - up_rate) <= (down_rate - rate) ? up : down; in _div_round_closest()
243 unsigned long parent_rate, unsigned long rate, in _div_round() argument
247 return _div_round_closest(table, parent_rate, rate, flags); in _div_round()
249 return _div_round_up(table, parent_rate, rate, flags); in _div_round()
252 static bool _is_best_div(unsigned long rate, unsigned long now, in _is_best_div() argument
[all …]
Dclk-mb86s7x.c43 unsigned long rate; member
103 crg_rate_control(struct clk_hw *hw, int set, unsigned long *rate) in crg_rate_control() argument
113 cmd.frequency = *rate; in crg_rate_control()
142 *rate = cmd.frequency; in crg_rate_control()
149 unsigned long rate; in crg_port_recalc_rate() local
151 crg_rate_control(hw, 0, &rate); in crg_port_recalc_rate()
153 return rate; in crg_port_recalc_rate()
158 unsigned long rate, unsigned long *pr) in crg_port_round_rate() argument
160 return rate; in crg_port_round_rate()
165 unsigned long rate, unsigned long parent_rate) in crg_port_set_rate() argument
[all …]
Dclk-highbank.c121 static void clk_pll_calc(unsigned long rate, unsigned long ref_freq, in clk_pll_calc() argument
127 if (rate < HB_PLL_MIN_FREQ) in clk_pll_calc()
128 rate = HB_PLL_MIN_FREQ; in clk_pll_calc()
129 if (rate > HB_PLL_MAX_FREQ) in clk_pll_calc()
130 rate = HB_PLL_MAX_FREQ; in clk_pll_calc()
133 if ((rate * (1 << divq)) >= HB_PLL_VCO_MIN_FREQ) in clk_pll_calc()
137 vco_freq = rate * (1 << divq); in clk_pll_calc()
145 static long clk_pll_round_rate(struct clk_hw *hwclk, unsigned long rate, in clk_pll_round_rate() argument
151 clk_pll_calc(rate, ref_freq, &divq, &divf); in clk_pll_round_rate()
156 static int clk_pll_set_rate(struct clk_hw *hwclk, unsigned long rate, in clk_pll_set_rate() argument
[all …]
Dclk-fractional-divider.c48 static long clk_fd_round_rate(struct clk_hw *hw, unsigned long rate, in clk_fd_round_rate() argument
55 if (!rate || rate >= *prate) in clk_fd_round_rate()
58 div = gcd(*prate, rate); in clk_fd_round_rate()
62 rate <<= 1; in clk_fd_round_rate()
65 return rate; in clk_fd_round_rate()
68 static int clk_fd_set_rate(struct clk_hw *hw, unsigned long rate, in clk_fd_set_rate() argument
77 div = gcd(parent_rate, rate); in clk_fd_set_rate()
78 m = rate / div; in clk_fd_set_rate()
Dclk-si570.c232 u64 rfreq, rate; in si570_recalc_rate() local
243 rate = (data->fxtal * rfreq) >> 28; in si570_recalc_rate()
245 return rate; in si570_recalc_rate()
248 static long si570_round_rate(struct clk_hw *hw, unsigned long rate, in si570_round_rate() argument
256 if (!rate) in si570_round_rate()
259 if (div64_u64(abs(rate - data->frequency) * 10000LL, in si570_round_rate()
261 rfreq = div64_u64((data->rfreq * rate) + in si570_round_rate()
267 err = si570_calc_divs(rate, data, &rfreq, &n1, &hs_div); in si570_round_rate()
275 return rate; in si570_round_rate()
341 static int si570_set_rate(struct clk_hw *hw, unsigned long rate, in si570_set_rate() argument
[all …]
Dclk-fixed-factor.c32 unsigned long long int rate; in clk_factor_recalc_rate() local
34 rate = (unsigned long long int)parent_rate * fix->mult; in clk_factor_recalc_rate()
35 do_div(rate, fix->div); in clk_factor_recalc_rate()
36 return (unsigned long)rate; in clk_factor_recalc_rate()
39 static long clk_factor_round_rate(struct clk_hw *hw, unsigned long rate, in clk_factor_round_rate() argument
47 best_parent = (rate / fix->mult) * fix->div; in clk_factor_round_rate()
55 static int clk_factor_set_rate(struct clk_hw *hw, unsigned long rate, in clk_factor_set_rate() argument
Dclk.c59 unsigned long rate; member
314 (u32 *)&clk->rate); in clk_debug_create_one()
653 ret = clk->rate; in clk_core_get_rate_nolock()
790 static bool mux_is_better_rate(unsigned long rate, unsigned long now, in mux_is_better_rate() argument
794 return abs(now - rate) < abs(best - rate); in mux_is_better_rate()
796 return now <= rate && now > best; in mux_is_better_rate()
800 clk_mux_determine_rate_flags(struct clk_hw *hw, unsigned long rate, in clk_mux_determine_rate_flags() argument
816 rate, min_rate, max_rate); in clk_mux_determine_rate_flags()
831 parent_rate = __clk_determine_rate(parent->hw, rate, in clk_mux_determine_rate_flags()
836 if (mux_is_better_rate(rate, parent_rate, best, flags)) { in clk_mux_determine_rate_flags()
[all …]
Dclk-cdce706.c190 static long cdce706_pll_round_rate(struct clk_hw *hw, unsigned long rate, in cdce706_pll_round_rate() argument
199 __func__, rate, *parent_rate); in cdce706_pll_round_rate()
201 rational_best_approximation(rate, *parent_rate, in cdce706_pll_round_rate()
216 static int cdce706_pll_set_rate(struct clk_hw *hw, unsigned long rate, in cdce706_pll_set_rate() argument
251 rate > CDCE706_PLL_FREQ_HI ? in cdce706_pll_set_rate()
295 static long cdce706_divider_round_rate(struct clk_hw *hw, unsigned long rate, in cdce706_divider_round_rate() argument
304 __func__, rate, *parent_rate); in cdce706_divider_round_rate()
306 rational_best_approximation(rate, *parent_rate, in cdce706_divider_round_rate()
313 unsigned long best_diff = rate; in cdce706_divider_round_rate()
318 for (div = CDCE706_PLL_FREQ_MIN / rate; best_diff && in cdce706_divider_round_rate()
[all …]
Dclk-composite.c58 static long clk_composite_determine_rate(struct clk_hw *hw, unsigned long rate, in clk_composite_determine_rate() argument
78 return rate_ops->determine_rate(rate_hw, rate, min_rate, in clk_composite_determine_rate()
91 return rate_ops->round_rate(rate_hw, rate, in clk_composite_determine_rate()
102 tmp_rate = rate_ops->round_rate(rate_hw, rate, in clk_composite_determine_rate()
107 rate_diff = abs(rate - tmp_rate); in clk_composite_determine_rate()
118 return rate; in clk_composite_determine_rate()
124 return mux_ops->determine_rate(mux_hw, rate, min_rate, in clk_composite_determine_rate()
133 static long clk_composite_round_rate(struct clk_hw *hw, unsigned long rate, in clk_composite_round_rate() argument
142 return rate_ops->round_rate(rate_hw, rate, prate); in clk_composite_round_rate()
145 static int clk_composite_set_rate(struct clk_hw *hw, unsigned long rate, in clk_composite_set_rate() argument
[all …]
Dclk-u300.c632 syscon_clk_round_rate(struct clk_hw *hw, unsigned long rate, in syscon_clk_round_rate() argument
640 if (rate <= 13000000) in syscon_clk_round_rate()
642 if (rate <= 52000000) in syscon_clk_round_rate()
644 if (rate <= 104000000) in syscon_clk_round_rate()
649 static int syscon_clk_set_rate(struct clk_hw *hw, unsigned long rate, in syscon_clk_set_rate() argument
658 switch (rate) { in syscon_clk_set_rate()
1041 mclk_clk_round_rate(struct clk_hw *hw, unsigned long rate, in mclk_clk_round_rate() argument
1044 if (rate <= 18900000) in mclk_clk_round_rate()
1046 if (rate <= 20800000) in mclk_clk_round_rate()
1048 if (rate <= 23100000) in mclk_clk_round_rate()
[all …]
/linux-4.1.27/arch/arm/mach-lpc32xx/
Dclock.c120 while (clk->rate == 0) in local_return_parent_rate()
123 return clk->rate; in local_return_parent_rate()
128 .rate = LPC32XX_CLOCK_OSC_FREQ,
193 .rate = LPC32XX_CLOCK_OSC_FREQ * 397,
199 .rate = LPC32XX_MAIN_OSC_FREQ,
262 clkin = clk_armpll.parent->rate; in local_update_armpll_rate()
265 clk_armpll.rate = clk_get_pllrate_from_reg(clkin, pllreg); in local_update_armpll_rate()
383 return clk_check_pll_setup(clk_usbpll.parent->rate, in local_clk_usbpll_setup()
452 unsigned long rate) in local_usbpll_round_rate() argument
461 rate = rate * 1000; in local_usbpll_round_rate()
[all …]
/linux-4.1.27/drivers/net/wireless/ti/wl18xx/
Dtx.c33 u8 band, struct ieee80211_tx_rate *rate) in wl18xx_get_last_tx_rate() argument
39 rate->idx = 0; in wl18xx_get_last_tx_rate()
40 rate->flags = 0; in wl18xx_get_last_tx_rate()
45 rate->idx = fw_rate; in wl18xx_get_last_tx_rate()
47 rate->idx -= CONF_HW_RATE_INDEX_6MBPS; in wl18xx_get_last_tx_rate()
48 rate->flags = 0; in wl18xx_get_last_tx_rate()
50 rate->flags = IEEE80211_TX_RC_MCS; in wl18xx_get_last_tx_rate()
51 rate->idx = fw_rate - CONF_HW_RATE_INDEX_MCS0; in wl18xx_get_last_tx_rate()
55 (rate->idx)--; in wl18xx_get_last_tx_rate()
57 (rate->idx)--; in wl18xx_get_last_tx_rate()
[all …]
/linux-4.1.27/drivers/clk/versatile/
Dclk-vexpress-osc.c35 u32 rate; in vexpress_osc_recalc_rate() local
37 regmap_read(osc->reg, 0, &rate); in vexpress_osc_recalc_rate()
39 return rate; in vexpress_osc_recalc_rate()
42 static long vexpress_osc_round_rate(struct clk_hw *hw, unsigned long rate, in vexpress_osc_round_rate() argument
47 if (WARN_ON(osc->rate_min && rate < osc->rate_min)) in vexpress_osc_round_rate()
48 rate = osc->rate_min; in vexpress_osc_round_rate()
50 if (WARN_ON(osc->rate_max && rate > osc->rate_max)) in vexpress_osc_round_rate()
51 rate = osc->rate_max; in vexpress_osc_round_rate()
53 return rate; in vexpress_osc_round_rate()
56 static int vexpress_osc_set_rate(struct clk_hw *hw, unsigned long rate, in vexpress_osc_set_rate() argument
[all …]
Dclk-icst.c37 unsigned long rate; member
90 icst->rate = icst_hz(icst->params, vco); in icst_recalc_rate()
91 return icst->rate; in icst_recalc_rate()
94 static long icst_round_rate(struct clk_hw *hw, unsigned long rate, in icst_round_rate() argument
100 vco = icst_hz_to_vco(icst->params, rate); in icst_round_rate()
104 static int icst_set_rate(struct clk_hw *hw, unsigned long rate, in icst_set_rate() argument
112 vco = icst_hz_to_vco(icst->params, rate); in icst_set_rate()
113 icst->rate = icst_hz(icst->params, vco); in icst_set_rate()
/linux-4.1.27/drivers/sh/clk/
Dcore.c64 freq = clk->parent->rate * mult / div; in clk_rate_table_build()
78 unsigned long rate; member
107 rate_error = abs(freq - rounder->rate); in clk_rate_round_helper()
117 if (rounder->rate >= highest) in clk_rate_round_helper()
119 if (rounder->rate <= lowest) in clk_rate_round_helper()
139 unsigned long rate) in clk_rate_table_round() argument
146 .rate = rate, in clk_rate_table_round()
162 unsigned int div_max, unsigned long rate) in clk_rate_div_range_round() argument
169 .rate = rate, in clk_rate_div_range_round()
182 unsigned int mult_max, unsigned long rate) in clk_rate_mult_range_round() argument
[all …]
Dcpg.c125 static long sh_clk_div_round_rate(struct clk *clk, unsigned long rate) in sh_clk_div_round_rate() argument
127 return clk_rate_table_round(clk, clk->freq_table, rate); in sh_clk_div_round_rate()
143 static int sh_clk_div_set_rate(struct clk *clk, unsigned long rate) in sh_clk_div_set_rate() argument
149 idx = clk_rate_table_find(clk, clk->freq_table, rate); in sh_clk_div_set_rate()
168 int ret = sh_clk_div_set_rate(clk, clk->rate); in sh_clk_div_enable()
418 return clk->parent->rate; in fsidiv_recalc()
420 return clk->parent->rate / value; in fsidiv_recalc()
423 static long fsidiv_round_rate(struct clk *clk, unsigned long rate) in fsidiv_round_rate() argument
425 return clk_rate_div_range_round(clk, 1, 0xffff, rate); in fsidiv_round_rate()
446 static int fsidiv_set_rate(struct clk *clk, unsigned long rate) in fsidiv_set_rate() argument
[all …]
/linux-4.1.27/sound/core/
Dpcm_timer.c34 unsigned long rate, mult, fsize, l, post; in snd_pcm_timer_resolution_change() local
38 rate = runtime->rate; in snd_pcm_timer_resolution_change()
39 if (snd_BUG_ON(!rate)) in snd_pcm_timer_resolution_change()
41 l = gcd(mult, rate); in snd_pcm_timer_resolution_change()
43 rate /= l; in snd_pcm_timer_resolution_change()
47 l = gcd(rate, fsize); in snd_pcm_timer_resolution_change()
48 rate /= l; in snd_pcm_timer_resolution_change()
55 if (rate == 0) { in snd_pcm_timer_resolution_change()
58 runtime->rate, runtime->period_size); in snd_pcm_timer_resolution_change()
62 runtime->timer_resolution = (mult * fsize / rate) * post; in snd_pcm_timer_resolution_change()
/linux-4.1.27/drivers/clk/at91/
Dclk-h32mx.c52 static long clk_sama5d4_h32mx_round_rate(struct clk_hw *hw, unsigned long rate, in clk_sama5d4_h32mx_round_rate() argument
57 if (rate > *parent_rate) in clk_sama5d4_h32mx_round_rate()
60 if (rate < div) in clk_sama5d4_h32mx_round_rate()
63 if (rate - div < *parent_rate - rate) in clk_sama5d4_h32mx_round_rate()
69 static int clk_sama5d4_h32mx_set_rate(struct clk_hw *hw, unsigned long rate, in clk_sama5d4_h32mx_set_rate() argument
76 if (parent_rate != rate && (parent_rate / 2) != rate) in clk_sama5d4_h32mx_set_rate()
81 if ((parent_rate / 2) == rate) in clk_sama5d4_h32mx_set_rate()
Dclk-plldiv.c39 static long clk_plldiv_round_rate(struct clk_hw *hw, unsigned long rate, in clk_plldiv_round_rate() argument
44 if (rate > *parent_rate) in clk_plldiv_round_rate()
47 if (rate < div) in clk_plldiv_round_rate()
50 if (rate - div < *parent_rate - rate) in clk_plldiv_round_rate()
56 static int clk_plldiv_set_rate(struct clk_hw *hw, unsigned long rate, in clk_plldiv_set_rate() argument
63 if (parent_rate != rate && (parent_rate / 2) != rate) in clk_plldiv_set_rate()
68 if ((parent_rate / 2) == rate) in clk_plldiv_set_rate()
Dclk-usb.c60 unsigned long rate, in at91sam9x5_clk_usb_determine_rate() argument
83 tmp_parent_rate = rate * div; in at91sam9x5_clk_usb_determine_rate()
87 if (tmp_rate < rate) in at91sam9x5_clk_usb_determine_rate()
88 tmp_diff = rate - tmp_rate; in at91sam9x5_clk_usb_determine_rate()
90 tmp_diff = tmp_rate - rate; in at91sam9x5_clk_usb_determine_rate()
99 if (!best_diff || tmp_rate < rate) in at91sam9x5_clk_usb_determine_rate()
133 static int at91sam9x5_clk_usb_set_rate(struct clk_hw *hw, unsigned long rate, in at91sam9x5_clk_usb_set_rate() argument
141 if (!rate) in at91sam9x5_clk_usb_set_rate()
144 div = DIV_ROUND_CLOSEST(parent_rate, rate); in at91sam9x5_clk_usb_set_rate()
272 static long at91rm9200_clk_usb_round_rate(struct clk_hw *hw, unsigned long rate, in at91rm9200_clk_usb_round_rate() argument
[all …]
Dclk-smd.c46 static long at91sam9x5_clk_smd_round_rate(struct clk_hw *hw, unsigned long rate, in at91sam9x5_clk_smd_round_rate() argument
53 if (rate >= *parent_rate) in at91sam9x5_clk_smd_round_rate()
56 div = *parent_rate / rate; in at91sam9x5_clk_smd_round_rate()
62 if (bestrate - rate > rate - tmp) in at91sam9x5_clk_smd_round_rate()
91 static int at91sam9x5_clk_smd_set_rate(struct clk_hw *hw, unsigned long rate, in at91sam9x5_clk_smd_set_rate() argument
97 unsigned long div = parent_rate / rate; in at91sam9x5_clk_smd_set_rate()
99 if (parent_rate % rate || div < 1 || div > (SMD_MAX_DIV + 1)) in at91sam9x5_clk_smd_set_rate()
Dclk-peripheral.c231 unsigned long rate, in clk_sam9x5_peripheral_round_rate() argument
252 if (rate >= cur_rate) in clk_sam9x5_peripheral_round_rate()
255 best_diff = cur_rate - rate; in clk_sam9x5_peripheral_round_rate()
259 if (cur_rate < rate) in clk_sam9x5_peripheral_round_rate()
260 cur_diff = rate - cur_rate; in clk_sam9x5_peripheral_round_rate()
262 cur_diff = cur_rate - rate; in clk_sam9x5_peripheral_round_rate()
269 if (!best_diff || cur_rate < rate) in clk_sam9x5_peripheral_round_rate()
277 unsigned long rate, in clk_sam9x5_peripheral_set_rate() argument
283 if (parent_rate == rate) in clk_sam9x5_peripheral_set_rate()
289 if (periph->range.max && rate > periph->range.max) in clk_sam9x5_peripheral_set_rate()
[all …]
/linux-4.1.27/arch/mips/loongson/lemote-2f/
Dclock.c47 .rate = 800000000,
83 return (unsigned long)clk->rate; in clk_get_rate()
92 int clk_set_rate(struct clk *clk, unsigned long rate) in clk_set_rate() argument
94 unsigned int rate_khz = rate / 1000; in clk_set_rate()
103 ret = clk->ops->set_rate(clk, rate, 0); in clk_set_rate()
116 clk->rate = rate; in clk_set_rate()
126 long clk_round_rate(struct clk *clk, unsigned long rate) in clk_round_rate() argument
132 rounded = clk->ops->round_rate(clk, rate); in clk_round_rate()
138 return rate; in clk_round_rate()
/linux-4.1.27/arch/arm/common/
Dtimer-sp.c38 long rate; in sp804_get_clock_rate() local
56 rate = clk_get_rate(clk); in sp804_get_clock_rate()
57 if (rate < 0) { in sp804_get_clock_rate()
58 pr_err("sp804: clock failed to get rate: %ld\n", rate); in sp804_get_clock_rate()
64 return rate; in sp804_get_clock_rate()
79 long rate; in __sp804_clocksource_and_sched_clock_init() local
90 rate = sp804_get_clock_rate(clk); in __sp804_clocksource_and_sched_clock_init()
92 if (rate < 0) in __sp804_clocksource_and_sched_clock_init()
103 rate, 200, 32, clocksource_mmio_readl_down); in __sp804_clocksource_and_sched_clock_init()
107 sched_clock_register(sp804_read, 32, rate); in __sp804_clocksource_and_sched_clock_init()
[all …]
/linux-4.1.27/drivers/net/wireless/b43/
Dppr.c37 u8 *rate; in b43_ppr_add() local
39 ppr_for_each_entry(ppr, i, rate) { in b43_ppr_add()
40 *rate = clamp_val(*rate + diff, 0, 127); in b43_ppr_add()
47 u8 *rate; in b43_ppr_apply_max() local
49 ppr_for_each_entry(ppr, i, rate) { in b43_ppr_apply_max()
50 *rate = min(*rate, max); in b43_ppr_apply_max()
57 u8 *rate; in b43_ppr_apply_min() local
59 ppr_for_each_entry(ppr, i, rate) { in b43_ppr_apply_min()
60 *rate = max(*rate, min); in b43_ppr_apply_min()
68 u8 *rate; in b43_ppr_get_max() local
[all …]
Dmain.h61 static inline int b43_is_cck_rate(int rate) in b43_is_cck_rate() argument
63 return (rate == B43_CCK_RATE_1MB || in b43_is_cck_rate()
64 rate == B43_CCK_RATE_2MB || in b43_is_cck_rate()
65 rate == B43_CCK_RATE_5MB || rate == B43_CCK_RATE_11MB); in b43_is_cck_rate()
68 static inline int b43_is_ofdm_rate(int rate) in b43_is_ofdm_rate() argument
70 return !b43_is_cck_rate(rate); in b43_is_ofdm_rate()
/linux-4.1.27/drivers/clk/spear/
Dclk.c20 unsigned long prev_rate, rate = 0; in clk_round_rate_index() local
23 prev_rate = rate; in clk_round_rate_index()
24 rate = calc_rate(hw, parent_rate, *index); in clk_round_rate_index()
25 if (drate < rate) { in clk_round_rate_index()
28 rate = prev_rate; in clk_round_rate_index()
38 return rate; in clk_round_rate_index()
Dclk-vco-pll.c72 unsigned long rate = prate; in pll_calc_rate() local
76 rate = (((2 * rate / 10000) * rtbl[index].m) / (mode * rtbl[index].n)); in pll_calc_rate()
79 *pll_rate = (rate / (1 << rtbl[index].p)) * 10000; in pll_calc_rate()
81 return rate * 10000; in pll_calc_rate()
88 unsigned long prev_rate, vco_prev_rate, rate = 0; in clk_pll_round_rate_index() local
98 prev_rate = rate; in clk_pll_round_rate_index()
101 &rate); in clk_pll_round_rate_index()
102 if (drate < rate) { in clk_pll_round_rate_index()
105 rate = prev_rate; in clk_pll_round_rate_index()
113 return rate; in clk_pll_round_rate_index()
/linux-4.1.27/sound/usb/
Dformat.c187 unsigned int rate = combine_triple(&fmt[idx]); in parse_audio_format_rates_v1() local
188 if (!rate) in parse_audio_format_rates_v1()
192 if (rate == 48000 && nr_rates == 1 && in parse_audio_format_rates_v1()
197 rate = 96000; in parse_audio_format_rates_v1()
199 if (rate == 16000 && in parse_audio_format_rates_v1()
202 rate = 8000; in parse_audio_format_rates_v1()
204 fp->rate_table[fp->nr_rates] = rate; in parse_audio_format_rates_v1()
205 if (!fp->rate_min || rate < fp->rate_min) in parse_audio_format_rates_v1()
206 fp->rate_min = rate; in parse_audio_format_rates_v1()
207 if (!fp->rate_max || rate > fp->rate_max) in parse_audio_format_rates_v1()
[all …]
Dclock.c281 struct audioformat *fmt, int rate) in set_sample_rate_v1() argument
296 data[0] = rate; in set_sample_rate_v1()
297 data[1] = rate >> 8; in set_sample_rate_v1()
298 data[2] = rate >> 16; in set_sample_rate_v1()
304 iface, fmt->altsetting, rate, ep); in set_sample_rate_v1()
323 if (crate != rate) { in set_sample_rate_v1()
324 dev_warn(&dev->dev, "current rate %d is different from the runtime rate %d\n", crate, rate); in set_sample_rate_v1()
354 struct audioformat *fmt, int rate) in set_sample_rate_v2() argument
368 if (prev_rate == rate) in set_sample_rate_v2()
374 data = cpu_to_le32(rate); in set_sample_rate_v2()
[all …]
/linux-4.1.27/sound/pci/echoaudio/
Dlayla20_dsp.c159 static int set_sample_rate(struct echoaudio *chip, u32 rate) in set_sample_rate() argument
161 if (snd_BUG_ON(rate < 8000 || rate > 50000)) in set_sample_rate()
169 chip->comm_page->sample_rate = cpu_to_le32(rate); in set_sample_rate()
170 chip->sample_rate = rate; in set_sample_rate()
177 dev_dbg(chip->card->dev, "set_sample_rate(%d)\n", rate); in set_sample_rate()
178 chip->sample_rate = rate; in set_sample_rate()
179 chip->comm_page->sample_rate = cpu_to_le32(rate); in set_sample_rate()
189 u32 rate; in set_input_clock() local
191 rate = 0; in set_input_clock()
194 rate = chip->sample_rate; in set_input_clock()
[all …]
Dechoaudio_3g.c143 static u32 set_spdif_bits(struct echoaudio *chip, u32 control_reg, u32 rate) in set_spdif_bits() argument
147 switch (rate) { in set_spdif_bits()
256 static int set_sample_rate(struct echoaudio *chip, u32 rate) in set_sample_rate() argument
265 chip->comm_page->sample_rate = cpu_to_le32(rate); in set_sample_rate()
266 chip->sample_rate = rate; in set_sample_rate()
271 if (snd_BUG_ON(rate >= 50000 && in set_sample_rate()
279 switch (rate) { in set_sample_rate()
297 if (rate > 50000) in set_sample_rate()
303 control_reg = set_spdif_bits(chip, control_reg, rate); in set_sample_rate()
305 base_rate = rate; in set_sample_rate()
[all …]
Ddarla24_dsp.c97 static int set_sample_rate(struct echoaudio *chip, u32 rate) in set_sample_rate() argument
101 switch (rate) { in set_sample_rate()
132 rate); in set_sample_rate()
140 "set_sample_rate: %d clock %d\n", rate, clock); in set_sample_rate()
141 chip->sample_rate = rate; in set_sample_rate()
147 chip->comm_page->sample_rate = cpu_to_le32(rate); /* ignored by the DSP ? */ in set_sample_rate()
Dlayla24_dsp.c157 static int set_sample_rate(struct echoaudio *chip, u32 rate) in set_sample_rate() argument
161 if (snd_BUG_ON(rate >= 50000 && in set_sample_rate()
170 chip->comm_page->sample_rate = cpu_to_le32(rate); in set_sample_rate()
171 chip->sample_rate = rate; in set_sample_rate()
181 switch (rate) { in set_sample_rate()
217 if (rate > 50000) { in set_sample_rate()
218 base_rate = rate >> 1; in set_sample_rate()
221 base_rate = rate; in set_sample_rate()
239 chip->comm_page->sample_rate = cpu_to_le32(rate); /* ignored by the DSP ? */ in set_sample_rate()
240 chip->sample_rate = rate; in set_sample_rate()
[all …]
Dgina24_dsp.c162 static int set_sample_rate(struct echoaudio *chip, u32 rate) in set_sample_rate() argument
166 if (snd_BUG_ON(rate >= 50000 && in set_sample_rate()
175 chip->comm_page->sample_rate = cpu_to_le32(rate); in set_sample_rate()
176 chip->sample_rate = rate; in set_sample_rate()
185 switch (rate) { in set_sample_rate()
219 "set_sample_rate: %d invalid!\n", rate); in set_sample_rate()
225 chip->comm_page->sample_rate = cpu_to_le32(rate); /* ignored by the DSP */ in set_sample_rate()
226 chip->sample_rate = rate; in set_sample_rate()
227 dev_dbg(chip->card->dev, "set_sample_rate: %d clock %d\n", rate, clock); in set_sample_rate()
Dindigodj_dsp.c90 static int set_sample_rate(struct echoaudio *chip, u32 rate) in set_sample_rate() argument
94 switch (rate) { in set_sample_rate()
112 "set_sample_rate: %d invalid!\n", rate); in set_sample_rate()
121 chip->comm_page->sample_rate = cpu_to_le32(rate); /* ignored by the DSP */ in set_sample_rate()
123 chip->sample_rate = rate; in set_sample_rate()
Dindigo_dsp.c90 static int set_sample_rate(struct echoaudio *chip, u32 rate) in set_sample_rate() argument
94 switch (rate) { in set_sample_rate()
112 "set_sample_rate: %d invalid!\n", rate); in set_sample_rate()
121 chip->comm_page->sample_rate = cpu_to_le32(rate); /* ignored by the DSP */ in set_sample_rate()
123 chip->sample_rate = rate; in set_sample_rate()
Dmona_dsp.c196 static int set_sample_rate(struct echoaudio *chip, u32 rate) in set_sample_rate() argument
207 chip->comm_page->sample_rate = cpu_to_le32(rate); in set_sample_rate()
208 chip->sample_rate = rate; in set_sample_rate()
213 if (rate >= 88200) { in set_sample_rate()
248 switch (rate) { in set_sample_rate()
282 "set_sample_rate: %d invalid!\n", rate); in set_sample_rate()
288 chip->comm_page->sample_rate = cpu_to_le32(rate); /* ignored by the DSP */ in set_sample_rate()
289 chip->sample_rate = rate; in set_sample_rate()
291 "set_sample_rate: %d clock %d\n", rate, clock); in set_sample_rate()
Dindigo_express_dsp.c29 static int set_sample_rate(struct echoaudio *chip, u32 rate) in set_sample_rate() argument
39 switch (rate) { in set_sample_rate()
65 "set_sample_rate: %d clock %d\n", rate, clock); in set_sample_rate()
67 chip->sample_rate = rate; in set_sample_rate()
/linux-4.1.27/drivers/net/wireless/mwifiex/
Dcfp.c201 u32 rate = 0; in mwifiex_index_to_acs_data_rate() local
216 rate = ac_mcs_rate_nss2[2 * (3 - bw) + gi][mcs_index]; in mwifiex_index_to_acs_data_rate()
218 rate = ac_mcs_rate_nss1[2 * (3 - bw) + gi][mcs_index]; in mwifiex_index_to_acs_data_rate()
228 rate = 0x0D; /* MCS 32 SGI rate */ in mwifiex_index_to_acs_data_rate()
230 rate = 0x0C; /* MCS 32 LGI rate */ in mwifiex_index_to_acs_data_rate()
233 rate = mcs_rate[2 * (1 - bw) + gi][index]; in mwifiex_index_to_acs_data_rate()
235 rate = mwifiex_data_rates[0]; in mwifiex_index_to_acs_data_rate()
237 rate = mwifiex_data_rates[0]; in mwifiex_index_to_acs_data_rate()
243 rate = mwifiex_data_rates[index]; in mwifiex_index_to_acs_data_rate()
246 return rate; in mwifiex_index_to_acs_data_rate()
[all …]
/linux-4.1.27/net/mac80211/
Drate.c297 static bool rate_idx_match_legacy_mask(struct ieee80211_tx_rate *rate, in rate_idx_match_legacy_mask() argument
303 for (j = rate->idx; j >= 0; j--) { in rate_idx_match_legacy_mask()
306 rate->idx = j; in rate_idx_match_legacy_mask()
312 for (j = rate->idx + 1; j < n_bitrates; j++) { in rate_idx_match_legacy_mask()
315 rate->idx = j; in rate_idx_match_legacy_mask()
322 static bool rate_idx_match_mcs_mask(struct ieee80211_tx_rate *rate, in rate_idx_match_mcs_mask() argument
328 ridx = rate->idx / 8; in rate_idx_match_mcs_mask()
329 rbit = rate->idx % 8; in rate_idx_match_mcs_mask()
339 rate->idx = i * 8 + j; in rate_idx_match_mcs_mask()
346 ridx = (rate->idx + 1) / 8; in rate_idx_match_mcs_mask()
[all …]
Drc80211_minstrel_ht.c268 minstrel_ht_get_group_idx(struct ieee80211_tx_rate *rate) in minstrel_ht_get_group_idx() argument
270 return GROUP_IDX((rate->idx / 8) + 1, in minstrel_ht_get_group_idx()
271 !!(rate->flags & IEEE80211_TX_RC_SHORT_GI), in minstrel_ht_get_group_idx()
272 !!(rate->flags & IEEE80211_TX_RC_40_MHZ_WIDTH)); in minstrel_ht_get_group_idx()
276 minstrel_vht_get_group_idx(struct ieee80211_tx_rate *rate) in minstrel_vht_get_group_idx() argument
278 return VHT_GROUP_IDX(ieee80211_rate_get_vht_nss(rate), in minstrel_vht_get_group_idx()
279 !!(rate->flags & IEEE80211_TX_RC_SHORT_GI), in minstrel_vht_get_group_idx()
280 !!(rate->flags & IEEE80211_TX_RC_40_MHZ_WIDTH) + in minstrel_vht_get_group_idx()
281 2*!!(rate->flags & IEEE80211_TX_RC_80_MHZ_WIDTH)); in minstrel_vht_get_group_idx()
286 struct ieee80211_tx_rate *rate) in minstrel_ht_get_stats() argument
[all …]
Drc80211_minstrel.c118 ratetbl->rate[offset].idx = r->rix; in minstrel_set_rate()
119 ratetbl->rate[offset].count = r->adjusted_retry_count; in minstrel_set_rate()
120 ratetbl->rate[offset].count_cts = r->retry_count_cts; in minstrel_set_rate()
121 ratetbl->rate[offset].count_rts = r->stats.retry_count_rtscts; in minstrel_set_rate()
148 ratetbl->rate[i].idx = mi->lowest_rix; in minstrel_update_rates()
149 ratetbl->rate[i].count = mp->max_retry; in minstrel_update_rates()
150 ratetbl->rate[i].count_cts = mp->max_retry; in minstrel_update_rates()
151 ratetbl->rate[i].count_rts = mp->max_retry; in minstrel_update_rates()
339 struct ieee80211_tx_rate *rate = &info->control.rates[0]; in minstrel_get_rate() local
413 rate++; in minstrel_get_rate()
[all …]
/linux-4.1.27/drivers/gpu/drm/msm/mdp/mdp4/
Dmdp4_lvds_pll.c37 unsigned long rate; member
59 static const struct pll_rate *find_rate(unsigned long rate) in find_rate() argument
63 if (rate > freqtbl[i].rate) in find_rate()
75 DBG("pixclk=%lu (%lu)", lvds_pll->pixclk, pll_rate->rate); in mpd4_lvds_pll_enable()
112 static long mpd4_lvds_pll_round_rate(struct clk_hw *hw, unsigned long rate, in mpd4_lvds_pll_round_rate() argument
115 const struct pll_rate *pll_rate = find_rate(rate); in mpd4_lvds_pll_round_rate()
116 return pll_rate->rate; in mpd4_lvds_pll_round_rate()
119 static int mpd4_lvds_pll_set_rate(struct clk_hw *hw, unsigned long rate, in mpd4_lvds_pll_set_rate() argument
123 lvds_pll->pixclk = rate; in mpd4_lvds_pll_set_rate()
/linux-4.1.27/include/trace/events/
Dclk.h98 TP_PROTO(struct clk_core *core, unsigned long rate),
100 TP_ARGS(core, rate),
104 __field(unsigned long, rate )
109 __entry->rate = rate;
112 TP_printk("%s %lu", __get_str(name), (unsigned long)__entry->rate)
117 TP_PROTO(struct clk_core *core, unsigned long rate),
119 TP_ARGS(core, rate)
124 TP_PROTO(struct clk_core *core, unsigned long rate),
126 TP_ARGS(core, rate)
/linux-4.1.27/arch/arm/mach-pxa/
Dclock.c46 unsigned long rate; in clk_get_rate() local
48 rate = clk->rate; in clk_get_rate()
50 rate = clk->ops->getrate(clk); in clk_get_rate()
52 return rate; in clk_get_rate()
56 int clk_set_rate(struct clk *clk, unsigned long rate) in clk_set_rate() argument
63 ret = clk->ops->setrate(clk, rate); in clk_set_rate()
Dclock.h13 unsigned long rate; member
41 .rate = _rate, \
48 .rate = _rate, \
64 .rate = _rate, \
/linux-4.1.27/sound/soc/codecs/
Drl6231.c25 int rl6231_calc_dmic_clk(int rate) in rl6231_calc_dmic_clk() argument
33 if (rate > bound) in rl6231_calc_dmic_clk()
35 temp = bound - rate; in rl6231_calc_dmic_clk()
115 int rl6231_get_clk_info(int sclk, int rate) in rl6231_get_clk_info() argument
119 if (sclk <= 0 || rate <= 0) in rl6231_get_clk_info()
122 rate = rate << 8; in rl6231_get_clk_info()
124 if (sclk == rate * pd[i]) in rl6231_get_clk_info()
Dmax98925.c208 int rate; member
213 .rate = 8000,
218 .rate = 11025,
223 .rate = 12000,
228 .rate = 16000,
233 .rate = 22050,
238 .rate = 24000,
243 .rate = 32000,
248 .rate = 44100,
253 .rate = 48000,
[all …]
Dak4642.c438 u8 rate; in ak4642_dai_hw_params() local
442 rate = FS2; in ak4642_dai_hw_params()
445 rate = 0; in ak4642_dai_hw_params()
448 rate = FS2 | FS0; in ak4642_dai_hw_params()
451 rate = FS0; in ak4642_dai_hw_params()
454 rate = FS2 | FS1; in ak4642_dai_hw_params()
457 rate = FS1; in ak4642_dai_hw_params()
460 rate = FS2 | FS1 | FS0; in ak4642_dai_hw_params()
463 rate = FS1 | FS0; in ak4642_dai_hw_params()
466 rate = FS3 | FS2 | FS1; in ak4642_dai_hw_params()
[all …]
Dssm4567.c190 unsigned int rate = params_rate(params); in ssm4567_hw_params() local
193 if (rate >= 8000 && rate <= 12000) in ssm4567_hw_params()
195 else if (rate >= 16000 && rate <= 24000) in ssm4567_hw_params()
197 else if (rate >= 32000 && rate <= 48000) in ssm4567_hw_params()
199 else if (rate >= 64000 && rate <= 96000) in ssm4567_hw_params()
201 else if (rate >= 128000 && rate <= 192000) in ssm4567_hw_params()
Dmax98088.c36 unsigned int rate; member
1191 u32 rate; member
1206 static inline int rate_value(int rate, u8 *value) in rate_value() argument
1211 if (rate_table[i].rate >= rate) { in rate_value()
1228 unsigned int rate; in max98088_dai1_hw_params() local
1233 rate = params_rate(params); in max98088_dai1_hw_params()
1250 if (rate_value(rate, &regval)) in max98088_dai1_hw_params()
1255 cdata->rate = rate; in max98088_dai1_hw_params()
1264 ni = 65536ULL * (rate < 50000 ? 96ULL : 48ULL) in max98088_dai1_hw_params()
1265 * (unsigned long long int)rate; in max98088_dai1_hw_params()
[all …]
Dadau1977.c249 static int adau1977_lookup_fs(unsigned int rate) in adau1977_lookup_fs() argument
251 if (rate >= 8000 && rate <= 12000) in adau1977_lookup_fs()
253 else if (rate >= 16000 && rate <= 24000) in adau1977_lookup_fs()
255 else if (rate >= 32000 && rate <= 48000) in adau1977_lookup_fs()
257 else if (rate >= 64000 && rate <= 96000) in adau1977_lookup_fs()
259 else if (rate >= 128000 && rate <= 192000) in adau1977_lookup_fs()
265 static int adau1977_lookup_mcs(struct adau1977 *adau1977, unsigned int rate, in adau1977_lookup_mcs() argument
276 rate *= 512 >> fs; in adau1977_lookup_mcs()
278 if (adau1977->sysclk % rate != 0) in adau1977_lookup_mcs()
281 mcs = adau1977->sysclk / rate; in adau1977_lookup_mcs()
[all …]
Dmax98095.c37 unsigned int rate; member
1180 u32 rate; member
1195 static int rate_value(int rate, u8 *value) in rate_value() argument
1200 if (rate_table[i].rate >= rate) { in rate_value()
1217 unsigned int rate; in max98095_dai1_hw_params() local
1222 rate = params_rate(params); in max98095_dai1_hw_params()
1237 if (rate_value(rate, &regval)) in max98095_dai1_hw_params()
1242 cdata->rate = rate; in max98095_dai1_hw_params()
1250 ni = 65536ULL * (rate < 50000 ? 96ULL : 48ULL) in max98095_dai1_hw_params()
1251 * (unsigned long long int)rate; in max98095_dai1_hw_params()
[all …]
Dsi476x.c162 int rate, width, err; in si476x_codec_hw_params() local
164 rate = params_rate(params); in si476x_codec_hw_params()
165 if (rate < 32000 || rate > 48000) { in si476x_codec_hw_params()
166 dev_err(dai->codec->dev, "Rate: %d is not supported\n", rate); in si476x_codec_hw_params()
190 rate); in si476x_codec_hw_params()
Dssm2518.c244 unsigned int rate; member
313 unsigned int rate) in ssm2518_lookup_mcs() argument
319 if (ssm2518_mcs_lut[i].rate == rate) { in ssm2518_lookup_mcs()
341 unsigned int rate = params_rate(params); in ssm2518_hw_params() local
346 mcs = ssm2518_lookup_mcs(ssm2518, rate); in ssm2518_hw_params()
352 if (rate >= 8000 && rate <= 12000) in ssm2518_hw_params()
354 else if (rate >= 16000 && rate <= 24000) in ssm2518_hw_params()
356 else if (rate >= 32000 && rate <= 48000) in ssm2518_hw_params()
358 else if (rate >= 64000 && rate <= 96000) in ssm2518_hw_params()
/linux-4.1.27/drivers/mmc/host/
Dsdhci-s3c.c90 unsigned long rate, max = 0; in sdhci_s3c_get_max_clk() local
94 rate = ourhost->clk_rates[src]; in sdhci_s3c_get_max_clk()
95 if (rate > max) in sdhci_s3c_get_max_clk()
96 max = rate; in sdhci_s3c_get_max_clk()
112 unsigned long rate; in sdhci_s3c_consider_clock() local
124 rate = clk_round_rate(clksrc, wanted); in sdhci_s3c_consider_clock()
125 return wanted - rate; in sdhci_s3c_consider_clock()
128 rate = ourhost->clk_rates[src]; in sdhci_s3c_consider_clock()
131 if ((rate >> shift) <= wanted) in sdhci_s3c_consider_clock()
138 src, rate, rate / 256, wanted); in sdhci_s3c_consider_clock()
[all …]
/linux-4.1.27/arch/mips/ralink/
Dclk.c21 unsigned long rate; member
24 void ralink_clk_add(const char *dev, unsigned long rate) in ralink_clk_add() argument
34 clk->rate = rate; in ralink_clk_add()
55 return clk->rate; in clk_get_rate()
59 int clk_set_rate(struct clk *clk, unsigned long rate) in clk_set_rate() argument
/linux-4.1.27/sound/firewire/dice/
Ddice-pcm.c25 unsigned int i, rate, mode, *pcm_channels; in dice_rate_constraint() local
33 rate = snd_dice_rates[i]; in dice_rate_constraint()
34 if (snd_dice_stream_get_rate_mode(dice, rate, &mode) < 0) in dice_rate_constraint()
40 rates.min = min(rates.min, rate); in dice_rate_constraint()
41 rates.max = max(rates.max, rate); in dice_rate_constraint()
60 unsigned int i, rate, mode, *pcm_channels; in dice_channels_constraint() local
68 rate = snd_dice_rates[i]; in dice_channels_constraint()
69 if (snd_dice_stream_get_rate_mode(dice, rate, &mode) < 0) in dice_channels_constraint()
72 if (!snd_interval_test(r, rate)) in dice_channels_constraint()
87 unsigned int i, rate, mode; in limit_channels_and_rates() local
[all …]
Ddice-stream.c27 int snd_dice_stream_get_rate_mode(struct snd_dice *dice, unsigned int rate, in snd_dice_stream_get_rate_mode() argument
35 if (snd_dice_rates[i] != rate) in snd_dice_stream_get_rate_mode()
99 unsigned int rate) in start_stream() argument
105 err = snd_dice_stream_get_rate_mode(dice, rate, &mode); in start_stream()
129 rate /= 2; in start_stream()
136 amdtp_stream_set_parameters(stream, rate, pcm_chs, midi_ports); in start_stream()
189 int snd_dice_stream_start_duplex(struct snd_dice *dice, unsigned int rate) in snd_dice_stream_start_duplex() argument
221 if (rate == 0) in snd_dice_stream_start_duplex()
222 rate = curr_rate; in snd_dice_stream_start_duplex()
223 if (rate != curr_rate) in snd_dice_stream_start_duplex()
[all …]
/linux-4.1.27/arch/arm/mach-mmp/
Dclock.c81 unsigned long rate; in clk_get_rate() local
84 rate = clk->ops->getrate(clk); in clk_get_rate()
86 rate = clk->rate; in clk_get_rate()
88 return rate; in clk_get_rate()
92 int clk_set_rate(struct clk *clk, unsigned long rate) in clk_set_rate() argument
99 ret = clk->ops->setrate(clk, rate); in clk_set_rate()
Dclock.h24 unsigned long rate; member
35 .rate = _rate, \
43 .rate = _rate, \
51 .rate = _rate, \
59 .rate = _rate, \
/linux-4.1.27/drivers/clk/sunxi/
Dclk-factors.c49 unsigned long rate; in clk_factors_recalc_rate() local
67 rate = (parent_rate * (n + config->n_start) * (k + 1) >> p) / (m + 1); in clk_factors_recalc_rate()
69 return rate; in clk_factors_recalc_rate()
72 static long clk_factors_round_rate(struct clk_hw *hw, unsigned long rate, in clk_factors_round_rate() argument
76 factors->get_factors((u32 *)&rate, (u32)*parent_rate, in clk_factors_round_rate()
79 return rate; in clk_factors_round_rate()
82 static long clk_factors_determine_rate(struct clk_hw *hw, unsigned long rate, in clk_factors_determine_rate() argument
99 parent_rate = __clk_round_rate(parent, rate); in clk_factors_determine_rate()
103 child_rate = clk_factors_round_rate(hw, rate, &parent_rate); in clk_factors_determine_rate()
105 if (child_rate <= rate && child_rate > best_child_rate) { in clk_factors_determine_rate()
[all …]
/linux-4.1.27/arch/mips/alchemy/common/
Dclock.c186 unsigned long rate, in alchemy_clk_aux_setr() argument
190 unsigned long d = rate; in alchemy_clk_aux_setr()
192 if (rate) in alchemy_clk_aux_setr()
206 unsigned long rate, in alchemy_clk_aux_roundr() argument
212 if (!rate || !*parent_rate) in alchemy_clk_aux_roundr()
215 mult = rate / (*parent_rate); in alchemy_clk_aux_roundr()
367 static long alchemy_calc_div(unsigned long rate, unsigned long prate, in alchemy_calc_div() argument
372 div1 = prate / rate; in alchemy_calc_div()
373 if ((prate / div1) > rate) in alchemy_calc_div()
392 static long alchemy_clk_fgcs_detr(struct clk_hw *hw, unsigned long rate, in alchemy_clk_fgcs_detr() argument
[all …]
/linux-4.1.27/drivers/net/wireless/b43legacy/
Dmain.h86 int b43legacy_is_cck_rate(int rate) in b43legacy_is_cck_rate() argument
88 return (rate == B43legacy_CCK_RATE_1MB || in b43legacy_is_cck_rate()
89 rate == B43legacy_CCK_RATE_2MB || in b43legacy_is_cck_rate()
90 rate == B43legacy_CCK_RATE_5MB || in b43legacy_is_cck_rate()
91 rate == B43legacy_CCK_RATE_11MB); in b43legacy_is_cck_rate()
95 int b43legacy_is_ofdm_rate(int rate) in b43legacy_is_ofdm_rate() argument
97 return !b43legacy_is_cck_rate(rate); in b43legacy_is_ofdm_rate()
/linux-4.1.27/sound/firewire/oxfw/
Doxfw-stream.c42 static int set_rate(struct snd_oxfw *oxfw, unsigned int rate) in set_rate() argument
46 err = avc_general_set_sig_fmt(oxfw->unit, rate, in set_rate()
52 err = avc_general_set_sig_fmt(oxfw->unit, rate, in set_rate()
59 unsigned int rate, unsigned int pcm_channels) in set_stream_format() argument
81 if ((formation.rate == rate) && (formation.pcm == pcm_channels)) in set_stream_format()
89 return set_rate(oxfw, rate); in set_stream_format()
116 unsigned int rate, unsigned int pcm_channels) in start_stream() argument
140 if (rate != formation.rate) in start_stream()
158 amdtp_stream_set_parameters(stream, rate, pcm_channels, midi_ports); in start_stream()
244 unsigned int rate, unsigned int pcm_channels) in snd_oxfw_stream_start_simplex() argument
[all …]
/linux-4.1.27/drivers/clk/st/
Dclkgen-fsyn.c496 unsigned long *rate) in clk_fs660c32_vco_get_rate() argument
500 *rate = input * nd; in clk_fs660c32_vco_get_rate()
509 unsigned long rate = 0; in quadfs_pll_fs660c32_recalc_rate() local
513 if (clk_fs660c32_vco_get_rate(parent_rate, &params, &rate)) in quadfs_pll_fs660c32_recalc_rate()
519 return rate; in quadfs_pll_fs660c32_recalc_rate()
551 static long quadfs_pll_fs660c32_round_rate(struct clk_hw *hw, unsigned long rate in quadfs_pll_fs660c32_round_rate() argument
556 if (!clk_fs660c32_vco_get_params(*prate, rate, &params)) in quadfs_pll_fs660c32_round_rate()
557 clk_fs660c32_vco_get_rate(*prate, &params, &rate); in quadfs_pll_fs660c32_round_rate()
561 rate, (unsigned int)params.sdiv, in quadfs_pll_fs660c32_round_rate()
565 return rate; in quadfs_pll_fs660c32_round_rate()
[all …]
Dclk-flexgen.c98 clk_best_div(unsigned long parent_rate, unsigned long rate) in clk_best_div() argument
100 return parent_rate / rate + ((rate > (2*(parent_rate % rate))) ? 0 : 1); in clk_best_div()
103 static long flexgen_round_rate(struct clk_hw *hw, unsigned long rate, in flexgen_round_rate() argument
109 div = clk_best_div(*prate, rate); in flexgen_round_rate()
112 *prate = rate * div; in flexgen_round_rate()
113 return rate; in flexgen_round_rate()
135 static int flexgen_set_rate(struct clk_hw *hw, unsigned long rate, in flexgen_set_rate() argument
147 div = clk_best_div(parent_rate, rate); in flexgen_set_rate()
157 ret = clk_divider_ops.set_rate(fdiv_hw, rate, rate * div); in flexgen_set_rate()
160 ret = clk_divider_ops.set_rate(pdiv_hw, rate, rate * div); in flexgen_set_rate()
Dclkgen-pll.c278 unsigned long rate; in recalc_stm_pll800c65() local
292 rate = (unsigned long)div64_u64(res, mdiv * (1 << pdiv)); in recalc_stm_pll800c65()
294 pr_debug("%s:%s rate %lu\n", __clk_get_name(hw->clk), __func__, rate); in recalc_stm_pll800c65()
296 return rate; in recalc_stm_pll800c65()
305 unsigned long rate; in recalc_stm_pll1600c65() local
317 rate = ((2 * (parent_rate / 1000) * ndiv) / mdiv) * 1000; in recalc_stm_pll1600c65()
319 pr_debug("%s:%s rate %lu\n", __clk_get_name(hw->clk), __func__, rate); in recalc_stm_pll1600c65()
321 return rate; in recalc_stm_pll1600c65()
329 unsigned long rate = 0; in recalc_stm_pll3200c32() local
339 rate = ((2 * (parent_rate/1000) * ndiv) / idf) * 1000; in recalc_stm_pll3200c32()
[all …]
/linux-4.1.27/sound/pci/ac97/
Dac97_pcm.c174 static int set_spdif_rate(struct snd_ac97 *ac97, unsigned short rate) in set_spdif_rate() argument
184 switch (rate) { in set_spdif_rate()
194 if (ac97->id == AC97_ID_CM9739 && rate != 48000) { in set_spdif_rate()
198 switch (rate) { in set_spdif_rate()
219 switch (rate) { in set_spdif_rate()
226 switch (rate) { in set_spdif_rate()
258 int snd_ac97_set_rate(struct snd_ac97 *ac97, int reg, unsigned int rate) in snd_ac97_set_rate() argument
263 dbl = rate > 48000; in snd_ac97_set_rate()
275 if (rate != 48000) in snd_ac97_set_rate()
281 if (rate != 48000 && rate != 96000) in snd_ac97_set_rate()
[all …]
/linux-4.1.27/drivers/clk/mmp/
Dclk-frac.c31 unsigned long rate = 0, prev_rate; in clk_factor_round_rate() local
35 prev_rate = rate; in clk_factor_round_rate()
36 rate = (((*prate / 10000) * factor->ftbl[i].den) / in clk_factor_round_rate()
38 if (rate > drate) in clk_factor_round_rate()
42 return rate; in clk_factor_round_rate()
44 if ((drate - prev_rate) > (rate - drate)) in clk_factor_round_rate()
45 return rate; in clk_factor_round_rate()
81 unsigned long prev_rate, rate = 0; in clk_factor_set_rate() local
85 prev_rate = rate; in clk_factor_set_rate()
86 rate = (((prate / 10000) * factor->ftbl[i].den) / in clk_factor_set_rate()
[all …]
/linux-4.1.27/arch/arm/mach-w90x900/
Dtime.c120 unsigned int rate; in nuc900_clockevents_init() local
128 rate = clk_get_rate(clk) / (PRESCALE + 1); in nuc900_clockevents_init()
130 timer0_load = (rate / TICKS_PER_SEC); in nuc900_clockevents_init()
137 clockevents_config_and_register(&nuc900_clockevent_device, rate, in nuc900_clockevents_init()
144 unsigned int rate; in nuc900_clocksource_init() local
152 rate = clk_get_rate(clk) / (PRESCALE + 1); in nuc900_clocksource_init()
160 clocksource_mmio_init(REG_TDR1, "nuc900-timer1", rate, 200, in nuc900_clocksource_init()
/linux-4.1.27/drivers/clk/ux500/
Dclk-prcmu.c83 static long clk_prcmu_round_rate(struct clk_hw *hw, unsigned long rate, in clk_prcmu_round_rate() argument
87 return prcmu_round_clock_rate(clk->cg_sel, rate); in clk_prcmu_round_rate()
90 static int clk_prcmu_set_rate(struct clk_hw *hw, unsigned long rate, in clk_prcmu_set_rate() argument
94 return prcmu_set_clock_rate(clk->cg_sel, rate); in clk_prcmu_set_rate()
248 unsigned long rate, in clk_reg_prcmu() argument
272 if (rate) in clk_reg_prcmu()
273 prcmu_set_clock_rate(cg_sel, rate); in clk_reg_prcmu()
297 unsigned long rate, in clk_reg_prcmu_scalable() argument
300 return clk_reg_prcmu(name, parent_name, cg_sel, rate, flags, in clk_reg_prcmu_scalable()
316 unsigned long rate, in clk_reg_prcmu_scalable_rate() argument
[all …]
Dclk.h32 unsigned long rate,
43 unsigned long rate,
59 unsigned long rate,
77 unsigned long rate,
Dclk-sysctrl.c30 unsigned long rate; member
62 return clk->rate; in clk_sysctrl_recalc_rate()
124 unsigned long rate, in clk_reg_sysctrl() argument
161 clk->rate = rate; in clk_reg_sysctrl()
202 unsigned long rate, in clk_reg_sysctrl_gate_fixed_rate() argument
211 rate, enable_delay_us, flags, in clk_reg_sysctrl_gate_fixed_rate()
/linux-4.1.27/sound/pci/pcxhr/
Dpcxhr_mix22.c352 unsigned int rate, in hr222_sub_set_clock() argument
357 unsigned realfreq = rate; in hr222_sub_set_clock()
361 err = hr222_pll_freq_register(rate, &pllreg, &realfreq); in hr222_sub_set_clock()
393 speed = rate < 55000 ? 0 : 1; in hr222_sub_set_clock()
411 rate, realfreq, pllreg); in hr222_sub_set_clock()
419 int rate, calc_rate = 0; in hr222_get_external_clock() local
470 rate = 192000; in hr222_get_external_clock()
472 rate = 176400; in hr222_get_external_clock()
474 rate = 128000; in hr222_get_external_clock()
476 rate = 96000; in hr222_get_external_clock()
[all …]
/linux-4.1.27/net/netfilter/ipvs/
Dip_vs_est.c104 u64 rate; in estimation_timer() local
117 rate = (s->kstats.conns - e->last_conns) << 9; in estimation_timer()
119 e->cps += ((s64)rate - (s64)e->cps) >> 2; in estimation_timer()
121 rate = (s->kstats.inpkts - e->last_inpkts) << 9; in estimation_timer()
123 e->inpps += ((s64)rate - (s64)e->inpps) >> 2; in estimation_timer()
125 rate = (s->kstats.outpkts - e->last_outpkts) << 9; in estimation_timer()
127 e->outpps += ((s64)rate - (s64)e->outpps) >> 2; in estimation_timer()
130 rate = (s->kstats.inbytes - e->last_inbytes) << 4; in estimation_timer()
132 e->inbps += ((s64)rate - (s64)e->inbps) >> 2; in estimation_timer()
134 rate = (s->kstats.outbytes - e->last_outbytes) << 4; in estimation_timer()
[all …]
/linux-4.1.27/drivers/clk/pistachio/
Dclk-pll.c97 static long pll_round_rate(struct clk_hw *hw, unsigned long rate, in pll_round_rate() argument
105 pll->rates[i].fout <= rate) in pll_round_rate()
146 static int pll_gf40lp_frac_set_rate(struct clk_hw *hw, unsigned long rate, in pll_gf40lp_frac_set_rate() argument
154 params = pll_get_params(pll, parent_rate, rate); in pll_gf40lp_frac_set_rate()
194 u64 rate = parent_rate; in pll_gf40lp_frac_recalc_rate() local
207 rate *= (fbdiv << 24) + frac; in pll_gf40lp_frac_recalc_rate()
208 rate = do_div_round_closest(rate, (prediv * postdiv1 * postdiv2) << 24); in pll_gf40lp_frac_recalc_rate()
210 return rate; in pll_gf40lp_frac_recalc_rate()
263 static int pll_gf40lp_laint_set_rate(struct clk_hw *hw, unsigned long rate, in pll_gf40lp_laint_set_rate() argument
271 params = pll_get_params(pll, parent_rate, rate); in pll_gf40lp_laint_set_rate()
[all …]
/linux-4.1.27/arch/mips/jz4740/
Dclock.c117 unsigned long rate; member
187 return ((struct static_clk *)clk)->rate; in jz_clk_static_get_rate()
240 static unsigned long jz_clk_main_round_rate(struct clk *clk, unsigned long rate) in jz_clk_main_round_rate() argument
245 div = parent_rate / rate; in jz_clk_main_round_rate()
272 static int jz_clk_main_set_rate(struct clk *clk, unsigned long rate) in jz_clk_main_set_rate() argument
279 rate = jz_clk_main_round_rate(clk, rate); in jz_clk_main_set_rate()
281 div = parent_rate / rate; in jz_clk_main_set_rate()
447 static int jz_clk_udc_set_rate(struct clk *clk, unsigned long rate) in jz_clk_udc_set_rate() argument
454 div = clk_get_rate(clk->parent) / rate - 1; in jz_clk_udc_set_rate()
493 static int jz_clk_divided_set_rate(struct clk *clk, unsigned long rate) in jz_clk_divided_set_rate() argument
[all …]
/linux-4.1.27/sound/pci/ice1712/
Djuli.c154 static int get_gpio_val(int rate) in get_gpio_val() argument
158 if (juli_rates[i] == rate) in get_gpio_val()
185 int rate; in juli_spdif_in_open() local
190 rate = snd_ak4114_external_rate(spec->ak4114); in juli_spdif_in_open()
191 if (rate >= runtime->hw.rate_min && rate <= runtime->hw.rate_max) { in juli_spdif_in_open()
192 runtime->hw.rate_min = rate; in juli_spdif_in_open()
193 runtime->hw.rate_max = rate; in juli_spdif_in_open()
222 static void juli_akm_set_rate_val(struct snd_akm4xxx *ak, unsigned int rate) in juli_akm_set_rate_val() argument
229 if (rate == 0) /* no hint - S/PDIF input is master or the new spdif in juli_akm_set_rate_val()
234 if (rate > 96000) { in juli_akm_set_rate_val()
[all …]
/linux-4.1.27/drivers/cpufreq/
Dcpufreq_opp.c53 unsigned long rate; in dev_pm_opp_init_cpufreq_table() local
69 for (i = 0, rate = 0; i < max_opps; i++, rate++) { in dev_pm_opp_init_cpufreq_table()
71 opp = dev_pm_opp_find_freq_ceil(dev, &rate); in dev_pm_opp_init_cpufreq_table()
77 freq_table[i].frequency = rate / 1000; in dev_pm_opp_init_cpufreq_table()
Ds3c2416-cpufreq.c341 unsigned long rate; in s3c2416_cpufreq_driver_init() local
359 rate = clk_get_rate(msysclk); in s3c2416_cpufreq_driver_init()
360 if (rate == 800 * 1000 * 1000) { in s3c2416_cpufreq_driver_init()
362 rate / 1000); in s3c2416_cpufreq_driver_init()
365 } else if (rate / 1000 == 534000) { in s3c2416_cpufreq_driver_init()
367 rate / 1000); in s3c2416_cpufreq_driver_init()
377 rate / 1000); in s3c2416_cpufreq_driver_init()
400 rate = clk_get_rate(s3c_freq->hclk); in s3c2416_cpufreq_driver_init()
401 if (rate < 133 * 1000 * 1000) { in s3c2416_cpufreq_driver_init()
441 rate = clk_round_rate(s3c_freq->armdiv, in s3c2416_cpufreq_driver_init()
[all …]
Dtegra-cpufreq.c94 unsigned long rate = freq_table[index].frequency; in tegra_target() local
102 if (rate >= 816000) in tegra_target()
104 else if (rate >= 456000) in tegra_target()
113 if (rate == ifreq) in tegra_target()
116 ret = clk_set_rate(pll_x_clk, rate * 1000); in tegra_target()
119 pr_err("Failed to change pll_x to %lu\n", rate); in tegra_target()
Dloongson2_cpufreq.c74 unsigned long rate; in loongson2_cpufreq_cpu_init() local
83 rate = cpu_clock_freq / 1000; in loongson2_cpufreq_cpu_init()
84 if (!rate) { in loongson2_cpufreq_cpu_init()
93 loongson2_clockmod_table[i].frequency = (rate * i) / 8; in loongson2_cpufreq_cpu_init()
95 ret = clk_set_rate(cpuclk, rate * 1000); in loongson2_cpufreq_cpu_init()
/linux-4.1.27/kernel/time/
Dsched_clock.c66 unsigned long rate; member
168 sched_clock_register(u64 (*read)(void), int bits, unsigned long rate) in sched_clock_register() argument
176 if (cd.rate > rate) in sched_clock_register()
182 clocks_calc_mult_shift(&new_mult, &new_shift, rate, NSEC_PER_SEC, 3600); in sched_clock_register()
185 cd.rate = rate; in sched_clock_register()
208 r = rate; in sched_clock_register()
228 if (irqtime > 0 || (irqtime == -1 && rate >= 1000000)) in sched_clock_register()
/linux-4.1.27/sound/core/oss/
Drate.c193 if (plugin->src_format.rate < plugin->dst_format.rate) { in rate_src_frames()
226 if (plugin->src_format.rate < plugin->dst_format.rate) { in rate_dst_frames()
321 if (snd_BUG_ON(src_format->rate == dst_format->rate)) in snd_pcm_plugin_build_rate()
332 if (src_format->rate < dst_format->rate) { in snd_pcm_plugin_build_rate()
333 data->pitch = ((src_format->rate << SHIFT) + (dst_format->rate >> 1)) / dst_format->rate; in snd_pcm_plugin_build_rate()
336 data->pitch = ((dst_format->rate << SHIFT) + (src_format->rate >> 1)) / src_format->rate; in snd_pcm_plugin_build_rate()
/linux-4.1.27/drivers/base/power/
Dopp.c66 unsigned long rate; member
210 f = tmp_opp->rate; in dev_pm_opp_get_freq()
296 temp_opp->rate == freq) { in dev_pm_opp_find_freq_exact()
345 if (temp_opp->available && temp_opp->rate >= *freq) { in dev_pm_opp_find_freq_ceil()
347 *freq = opp->rate; in dev_pm_opp_find_freq_ceil()
397 if (temp_opp->rate > *freq) in dev_pm_opp_find_freq_floor()
404 *freq = opp->rate; in dev_pm_opp_find_freq_floor()
484 new_opp->rate = freq; in _opp_add_dynamic()
508 if (new_opp->rate <= opp->rate) in _opp_add_dynamic()
515 if (new_opp->rate == opp->rate) { in _opp_add_dynamic()
[all …]
/linux-4.1.27/drivers/net/wireless/rtlwifi/
Drc.c95 struct ieee80211_tx_rate *rate, in _rtl_rc_rate_set_series() argument
112 rate->count = tries; in _rtl_rc_rate_set_series()
113 rate->idx = rix >= 0x00 ? rix : 0x00; in _rtl_rc_rate_set_series()
116 rate->idx += 0x10;/*2NSS for 8812AE*/ in _rtl_rc_rate_set_series()
120 rate->flags |= IEEE80211_TX_RC_USE_SHORT_PREAMBLE; in _rtl_rc_rate_set_series()
125 rate->flags |= IEEE80211_TX_RC_40_MHZ_WIDTH; in _rtl_rc_rate_set_series()
127 rate->flags |= IEEE80211_TX_RC_80_MHZ_WIDTH; in _rtl_rc_rate_set_series()
130 rate->flags |= IEEE80211_TX_RC_40_MHZ_WIDTH; in _rtl_rc_rate_set_series()
132 rate->flags |= IEEE80211_TX_RC_80_MHZ_WIDTH; in _rtl_rc_rate_set_series()
136 rate->flags |= IEEE80211_TX_RC_SHORT_GI; in _rtl_rc_rate_set_series()
[all …]
/linux-4.1.27/net/sched/
Dsch_tbf.c107 struct psched_ratecfg rate; member
254 toks -= (s64) psched_l2t_ns(&q->rate, len); in tbf_dequeue()
319 struct psched_ratecfg rate; in tbf_change() local
334 if (qopt->rate.linklayer == TC_LINKLAYER_UNAWARE) in tbf_change()
335 qdisc_put_rtab(qdisc_get_rtab(&qopt->rate, in tbf_change()
347 psched_ratecfg_precompute(&rate, &qopt->rate, rate64); in tbf_change()
351 buffer = psched_l2t_ns(&rate, max_size); in tbf_change()
353 max_size = min_t(u64, psched_ns_t2l(&rate, buffer), ~0U); in tbf_change()
356 if (qopt->peakrate.rate) { in tbf_change()
360 if (peak.rate_bytes_ps <= rate.rate_bytes_ps) { in tbf_change()
[all …]
Dact_police.c35 struct psched_ratecfg rate; member
52 struct tc_ratespec rate; member
165 if (parm->rate.rate) { in tcf_act_police_locate()
167 R_tab = qdisc_get_rtab(&parm->rate, tb[TCA_POLICE_RATE]); in tcf_act_police_locate()
171 if (parm->peakrate.rate) { in tcf_act_police_locate()
199 police->tcfp_mtu = 255 << R_tab->rate.cell_log; in tcf_act_police_locate()
203 psched_ratecfg_precompute(&police->rate, &R_tab->rate, 0); in tcf_act_police_locate()
210 psched_ratecfg_precompute(&police->peak, &P_tab->rate, 0); in tcf_act_police_locate()
295 toks -= (s64) psched_l2t_ns(&police->rate, qdisc_pkt_len(skb)); in tcf_act_police()
327 psched_ratecfg_getrate(&opt.rate, &police->rate); in tcf_act_police_dump()
/linux-4.1.27/drivers/clk/hisilicon/
Dclk-hi3620.c297 static long mmc_clk_determine_rate(struct clk_hw *hw, unsigned long rate, in mmc_clk_determine_rate() argument
306 if ((rate <= 13000000) && (mclk->id == HI3620_MMC_CIUCLK1)) { in mmc_clk_determine_rate()
307 rate = 13000000; in mmc_clk_determine_rate()
309 } else if (rate <= 26000000) { in mmc_clk_determine_rate()
310 rate = 25000000; in mmc_clk_determine_rate()
312 } else if (rate <= 52000000) { in mmc_clk_determine_rate()
313 rate = 50000000; in mmc_clk_determine_rate()
315 } else if (rate <= 100000000) { in mmc_clk_determine_rate()
316 rate = 100000000; in mmc_clk_determine_rate()
320 rate = 180000000; in mmc_clk_determine_rate()
[all …]
/linux-4.1.27/drivers/staging/rtl8723au/core/
Drtw_wlan_util.c68 int cckrates_included23a(unsigned char *rate, int ratelen) in cckrates_included23a() argument
73 if (((rate[i]) & 0x7f) == 2 || ((rate[i]) & 0x7f) == 4 || in cckrates_included23a()
74 ((rate[i]) & 0x7f) == 11 || ((rate[i]) & 0x7f) == 22) in cckrates_included23a()
81 int cckratesonly_included23a(unsigned char *rate, int ratelen) in cckratesonly_included23a() argument
86 if (((rate[i]) & 0x7f) != 2 && ((rate[i]) & 0x7f) != 4 && in cckratesonly_included23a()
87 ((rate[i]) & 0x7f) != 11 && ((rate[i]) & 0x7f) != 22) in cckratesonly_included23a()
128 unsigned char *rate, int ratelen) in judge_network_type23a() argument
142 if ((cckratesonly_included23a(rate, ratelen)) == true) in judge_network_type23a()
144 else if ((cckrates_included23a(rate, ratelen)) == true) in judge_network_type23a()
152 static unsigned char ratetbl_val_2wifirate(unsigned char rate) in ratetbl_val_2wifirate() argument
[all …]
/linux-4.1.27/drivers/mfd/
Ddb8500-prcmu.c1495 u64 rate; in pll_rate() local
1502 rate = src_rate; in pll_rate()
1503 rate *= ((val & PRCM_PLL_FREQ_D_MASK) >> PRCM_PLL_FREQ_D_SHIFT); in pll_rate()
1523 (void)do_div(rate, div); in pll_rate()
1525 return (unsigned long)rate; in pll_rate()
1534 unsigned long rate = ROOT_CLOCK_RATE; in clock_rate() local
1540 rate /= 2; in clock_rate()
1541 return rate; in clock_rate()
1548 rate = pll_rate(PRCM_PLLSOC0_FREQ, rate, clk_mgt[clock].branch); in clock_rate()
1550 rate = pll_rate(PRCM_PLLSOC1_FREQ, rate, clk_mgt[clock].branch); in clock_rate()
[all …]
/linux-4.1.27/arch/mips/kernel/
Dcevt-ds1287.c35 u8 rate; in ds1287_set_base_clock() local
39 rate = 0x9; in ds1287_set_base_clock()
42 rate = 0x8; in ds1287_set_base_clock()
45 rate = 0x6; in ds1287_set_base_clock()
51 CMOS_WRITE(RTC_REF_CLCK_32KHZ | rate, RTC_REG_A); in ds1287_set_base_clock()
/linux-4.1.27/sound/soc/sh/rcar/
Dadg.c299 int rsnd_adg_ssi_clk_try_start(struct rsnd_mod *mod, unsigned int rate) in rsnd_adg_ssi_clk_try_start() argument
314 dev_dbg(dev, "request clock = %d\n", rate); in rsnd_adg_ssi_clk_try_start()
322 if (rate == clk_get_rate(clk)) { in rsnd_adg_ssi_clk_try_start()
331 if (rate == adg->rbga_rate_for_441khz_div_6) { in rsnd_adg_ssi_clk_try_start()
336 if (rate == adg->rbgb_rate_for_48khz_div_6) { in rsnd_adg_ssi_clk_try_start()
357 rsnd_mod_id(mod), i, rate); in rsnd_adg_ssi_clk_try_start()
365 unsigned long rate; in rsnd_adg_ssi_clk_init() local
389 rate = clk_get_rate(clk); in rsnd_adg_ssi_clk_init()
391 if (0 == rate) /* not used */ in rsnd_adg_ssi_clk_init()
395 if (!adg->rbga_rate_for_441khz_div_6 && (0 == rate % 44100)) { in rsnd_adg_ssi_clk_init()
[all …]
/linux-4.1.27/sound/soc/samsung/
Dh1940_uda1380.c81 unsigned int rate = params_rate(params); in h1940_hw_params() local
83 switch (rate) { in h1940_hw_params()
87 div = s3c24xx_i2s_get_clockrate() / (384 * rate); in h1940_hw_params()
88 if (s3c24xx_i2s_get_clockrate() % (384 * rate) > (192 * rate)) in h1940_hw_params()
93 __func__, rate); in h1940_hw_params()
98 ret = snd_soc_dai_set_sysclk(cpu_dai, S3C24XX_CLKSRC_PCLK, rate, in h1940_hw_params()
Drx1950_uda1380.c161 unsigned int rate = params_rate(params); in rx1950_hw_params() local
164 switch (rate) { in rx1950_hw_params()
169 div = s3c24xx_i2s_get_clockrate() / (256 * rate); in rx1950_hw_params()
170 if (s3c24xx_i2s_get_clockrate() % (256 * rate) > (128 * rate)) in rx1950_hw_params()
181 __func__, rate); in rx1950_hw_params()
186 ret = snd_soc_dai_set_sysclk(cpu_dai, clk_source, rate, in rx1950_hw_params()
/linux-4.1.27/drivers/pwm/
Dpwm-tegra.c71 unsigned long rate, hz; in tegra_pwm_config() local
89 rate = clk_get_rate(pc->clk) >> PWM_DUTY_WIDTH; in tegra_pwm_config()
92 rate = (rate + (hz / 2)) / hz; in tegra_pwm_config()
99 if (rate > 0) in tegra_pwm_config()
100 rate--; in tegra_pwm_config()
106 if (rate >> PWM_SCALE_WIDTH) in tegra_pwm_config()
109 val |= rate << PWM_SCALE_SHIFT; in tegra_pwm_config()
/linux-4.1.27/drivers/clk/mvebu/
Dclk-cpu.c60 static long clk_cpu_round_rate(struct clk_hw *hwclk, unsigned long rate, in clk_cpu_round_rate() argument
66 div = *parent_rate / rate; in clk_cpu_round_rate()
75 static int clk_cpu_off_set_rate(struct clk_hw *hwclk, unsigned long rate, in clk_cpu_off_set_rate() argument
83 div = parent_rate / rate; in clk_cpu_off_set_rate()
109 static int clk_cpu_on_set_rate(struct clk_hw *hwclk, unsigned long rate, in clk_cpu_on_set_rate() argument
130 if (rate == 2 * cur_rate) in clk_cpu_on_set_rate()
152 static int clk_cpu_set_rate(struct clk_hw *hwclk, unsigned long rate, in clk_cpu_set_rate() argument
156 return clk_cpu_on_set_rate(hwclk, rate, parent_rate); in clk_cpu_set_rate()
158 return clk_cpu_off_set_rate(hwclk, rate, parent_rate); in clk_cpu_set_rate()
Dcommon.c115 unsigned long rate; in mvebu_coreclk_setup() local
139 rate = desc->get_tclk_freq(base); in mvebu_coreclk_setup()
141 CLK_IS_ROOT, rate); in mvebu_coreclk_setup()
147 rate = desc->get_cpu_freq(base); in mvebu_coreclk_setup()
151 rate = desc->fix_sscg_deviation(rate); in mvebu_coreclk_setup()
154 CLK_IS_ROOT, rate); in mvebu_coreclk_setup()
175 rate = desc->get_refclk_freq(base); in mvebu_coreclk_setup()
178 CLK_IS_ROOT, rate); in mvebu_coreclk_setup()
/linux-4.1.27/include/linux/clk/
Dti.h266 int omap3_noncore_dpll_set_rate(struct clk_hw *hw, unsigned long rate,
269 unsigned long rate,
273 unsigned long rate,
284 unsigned long rate,
296 int omap3_clkoutx2_set_rate(struct clk_hw *hw, unsigned long rate,
298 long omap3_clkoutx2_round_rate(struct clk_hw *hw, unsigned long rate,
304 int omap3_dpll4_set_rate(struct clk_hw *clk, unsigned long rate,
306 int omap3_dpll4_set_rate_and_parent(struct clk_hw *hw, unsigned long rate,
314 int omap2_reprogram_dpllcore(struct clk_hw *clk, unsigned long rate,
/linux-4.1.27/drivers/clk/mxs/
Dclk-frac.c52 static long clk_frac_round_rate(struct clk_hw *hw, unsigned long rate, in clk_frac_round_rate() argument
60 if (rate > parent_rate) in clk_frac_round_rate()
63 tmp = rate; in clk_frac_round_rate()
74 static int clk_frac_set_rate(struct clk_hw *hw, unsigned long rate, in clk_frac_set_rate() argument
82 if (rate > parent_rate) in clk_frac_set_rate()
85 tmp = rate; in clk_frac_set_rate()
Dclk-ref.c67 static long clk_ref_round_rate(struct clk_hw *hw, unsigned long rate, in clk_ref_round_rate() argument
74 tmp = tmp * 18 + rate / 2; in clk_ref_round_rate()
75 do_div(tmp, rate); in clk_ref_round_rate()
90 static int clk_ref_set_rate(struct clk_hw *hw, unsigned long rate, in clk_ref_set_rate() argument
99 tmp = tmp * 18 + rate / 2; in clk_ref_set_rate()
100 do_div(tmp, rate); in clk_ref_set_rate()
Dclk-ssp.c27 void mxs_ssp_set_clk_rate(struct mxs_ssp *ssp, unsigned int rate) in mxs_ssp_set_clk_rate() argument
36 clock_rate = DIV_ROUND_UP(ssp_clk, rate * clock_divide); in mxs_ssp_set_clk_rate()
44 "%s: cannot set clock to %d\n", __func__, rate); in mxs_ssp_set_clk_rate()
60 __func__, clock_divide, clock_rate, ssp_clk, ssp_sck, rate); in mxs_ssp_set_clk_rate()
Dclk-pll.c34 unsigned long rate; member
78 return pll->rate; in clk_pll_recalc_rate()
90 void __iomem *base, u8 power, unsigned long rate) in mxs_clk_pll() argument
107 pll->rate = rate; in mxs_clk_pll()
/linux-4.1.27/drivers/staging/rtl8712/
Dieee80211.c73 uint r8712_is_cckrates_included(u8 *rate) in r8712_is_cckrates_included() argument
77 while (rate[i] != 0) { in r8712_is_cckrates_included()
78 if ((((rate[i]) & 0x7f) == 2) || (((rate[i]) & 0x7f) == 4) || in r8712_is_cckrates_included()
79 (((rate[i]) & 0x7f) == 11) || (((rate[i]) & 0x7f) == 22)) in r8712_is_cckrates_included()
86 uint r8712_is_cckratesonly_included(u8 *rate) in r8712_is_cckratesonly_included() argument
90 while (rate[i] != 0) { in r8712_is_cckratesonly_included()
91 if ((((rate[i]) & 0x7f) != 2) && (((rate[i]) & 0x7f) != 4) && in r8712_is_cckratesonly_included()
92 (((rate[i]) & 0x7f) != 11) && (((rate[i]) & 0x7f) != 22)) in r8712_is_cckratesonly_included()
/linux-4.1.27/sound/oss/
Dvidc.c190 static int vidc_audio_set_speed(int dev, int rate) in vidc_audio_set_speed() argument
192 if (rate) { in vidc_audio_set_speed()
200 hwrate = (((VIDC_SOUND_CLOCK * 2) / rate) + 1) >> 1; in vidc_audio_set_speed()
207 hwrate_ext = (((VIDC_SOUND_CLOCK_EXT * 2) / rate) + 1) >> 1; in vidc_audio_set_speed()
217 diff_int = my_abs(rate_ext-rate); in vidc_audio_set_speed()
218 diff_ext = my_abs(rate_int-rate); in vidc_audio_set_speed()
224 if (diff_ext > (rate/256)) in vidc_audio_set_speed()
225 rate=rate_ext; in vidc_audio_set_speed()
230 if (diff_int > (rate/256)) in vidc_audio_set_speed()
231 rate=rate_int; in vidc_audio_set_speed()
[all …]
/linux-4.1.27/arch/sh/kernel/cpu/sh4a/
Dclock-sh7780.c27 clk->rate *= pfc_divisors[__raw_readl(FRQCR) & 0x0003]; in master_clk_init()
37 return clk->parent->rate / pfc_divisors[idx]; in module_clk_recalc()
47 return clk->parent->rate / bfc_divisors[idx]; in bus_clk_recalc()
57 return clk->parent->rate / ifc_divisors[idx]; in cpu_clk_recalc()
80 return clk->parent->rate / cfc_divisors[idx]; in shyway_clk_recalc()
Dclock-sh7770.c24 clk->rate *= pfc_divisors[(__raw_readl(FRQCR) >> 28) & 0x000f]; in master_clk_init()
34 return clk->parent->rate / pfc_divisors[idx]; in module_clk_recalc()
44 return clk->parent->rate / bfc_divisors[idx]; in bus_clk_recalc()
54 return clk->parent->rate / ifc_divisors[idx]; in cpu_clk_recalc()
Dclock-sh7763.c27 clk->rate *= p0fc_divisors[(__raw_readl(FRQCR) >> 4) & 0x07]; in master_clk_init()
37 return clk->parent->rate / p0fc_divisors[idx]; in module_clk_recalc()
47 return clk->parent->rate / bfc_divisors[idx]; in bus_clk_recalc()
74 return clk->parent->rate / cfc_divisors[idx]; in shyway_clk_recalc()
/linux-4.1.27/arch/sh/kernel/cpu/sh3/
Dclock-sh7710.c29 clk->rate *= md_table[__raw_readw(FRQCR) & 0x0007]; in master_clk_init()
39 return clk->parent->rate / md_table[idx]; in module_clk_recalc()
49 return clk->parent->rate / md_table[idx]; in bus_clk_recalc()
59 return clk->parent->rate / md_table[idx]; in cpu_clk_recalc()
Dclock-sh7705.c35 clk->rate *= pfc_divisors[__raw_readw(FRQCR) & 0x0003]; in master_clk_init()
45 return clk->parent->rate / pfc_divisors[idx]; in module_clk_recalc()
55 return clk->parent->rate / stc_multipliers[idx]; in bus_clk_recalc()
65 return clk->parent->rate / ifc_divisors[idx]; in cpu_clk_recalc()
Dclock-sh7706.c30 clk->rate *= pfc_divisors[idx]; in master_clk_init()
42 return clk->parent->rate / pfc_divisors[idx]; in module_clk_recalc()
54 return clk->parent->rate / stc_multipliers[idx]; in bus_clk_recalc()
66 return clk->parent->rate / ifc_divisors[idx]; in cpu_clk_recalc()
Dclock-sh7709.c30 clk->rate *= pfc_divisors[idx]; in master_clk_init()
42 return clk->parent->rate / pfc_divisors[idx]; in module_clk_recalc()
55 return clk->parent->rate * stc_multipliers[idx]; in bus_clk_recalc()
67 return clk->parent->rate / ifc_divisors[idx]; in cpu_clk_recalc()
Dclock-sh3.c34 clk->rate *= pfc_divisors[idx]; in master_clk_init()
46 return clk->parent->rate / pfc_divisors[idx]; in module_clk_recalc()
58 return clk->parent->rate / stc_multipliers[idx]; in bus_clk_recalc()
70 return clk->parent->rate / ifc_divisors[idx]; in cpu_clk_recalc()
/linux-4.1.27/drivers/ide/
Dide-xfer-mode.c249 int ide_set_xfer_rate(ide_drive_t *drive, u8 rate) in ide_set_xfer_rate() argument
258 rate = ide_rate_filter(drive, rate); in ide_set_xfer_rate()
260 BUG_ON(rate < XFER_PIO_0); in ide_set_xfer_rate()
262 if (rate >= XFER_PIO_0 && rate <= XFER_PIO_6) in ide_set_xfer_rate()
263 return ide_set_pio_mode(drive, rate); in ide_set_xfer_rate()
265 return ide_set_dma_mode(drive, rate); in ide_set_xfer_rate()
/linux-4.1.27/arch/arm/mach-shmobile/
Dclock-sh73a0.c64 .rate = 32768,
72 .rate = 26000000,
80 .rate = 48000000,
109 return clk->parent->rate * mult; in pll_recalc()
259 static int zclk_set_rate(struct clk *clk, unsigned long rate) in zclk_set_rate() argument
269 if (rate == clk_get_rate(clk->parent)) { in zclk_set_rate()
273 ret = div4_clk_ops->set_rate(clk, rate / 2); in zclk_set_rate()
288 ret = div4_clk_ops->set_rate(clk, rate); in zclk_set_rate()
298 static long zclk_round_rate(struct clk *clk, unsigned long rate) in zclk_round_rate() argument
300 unsigned long div_freq = div4_clk_ops->round_rate(clk, rate), in zclk_round_rate()
[all …]
/linux-4.1.27/arch/arm/mach-footbridge/
Ddc21285-timer.c118 unsigned rate = DIV_ROUND_CLOSEST(mem_fclk_21285, 16); in footbridge_timer_init() local
120 clocksource_register_hz(&cksrc_dc21285, rate); in footbridge_timer_init()
125 clockevents_config_and_register(ce, rate, 0x4, 0xffffff); in footbridge_timer_init()
135 unsigned rate = DIV_ROUND_CLOSEST(mem_fclk_21285, 16); in footbridge_sched_clock() local
141 sched_clock_register(footbridge_read_sched_clock, 24, rate); in footbridge_sched_clock()
/linux-4.1.27/sound/firewire/bebob/
Dbebob_stream.c51 get_formation_index(unsigned int rate, unsigned int *index) in get_formation_index() argument
56 if (snd_bebob_rate_table[i] == rate) { in get_formation_index()
98 snd_bebob_stream_set_rate(struct snd_bebob *bebob, unsigned int rate) in snd_bebob_stream_set_rate() argument
102 err = avc_general_set_sig_fmt(bebob->unit, rate, in snd_bebob_stream_set_rate()
107 err = avc_general_set_sig_fmt(bebob->unit, rate, in snd_bebob_stream_set_rate()
364 make_both_connections(struct snd_bebob *bebob, unsigned int rate) in make_both_connections() argument
372 err = get_formation_index(rate, &index); in make_both_connections()
378 rate, pcm_channels, midi_channels * 8); in make_both_connections()
382 rate, pcm_channels, midi_channels * 8); in make_both_connections()
431 unsigned int rate) in start_stream() argument
[all …]
Dbebob_focusrite.c135 saffirepro_both_clk_freq_get(struct snd_bebob *bebob, unsigned int *rate) in saffirepro_both_clk_freq_get() argument
146 *rate = rates[id]; in saffirepro_both_clk_freq_get()
151 saffirepro_both_clk_freq_set(struct snd_bebob *bebob, unsigned int rate) in saffirepro_both_clk_freq_set() argument
156 if (rates[id] == rate) in saffirepro_both_clk_freq_set()
268 .rate = &saffirepro_both_rate_spec,
279 .rate = &saffirepro_both_rate_spec,
300 .rate = &saffire_both_rate_spec,
311 .rate = &saffire_both_rate_spec,
/linux-4.1.27/net/netfilter/
Dnft_limit.c24 u64 rate; member
37 priv->tokens = priv->rate; in nft_limit_eval()
66 priv->rate = be64_to_cpu(nla_get_be64(tb[NFTA_LIMIT_RATE])); in nft_limit_init()
69 priv->tokens = priv->rate; in nft_limit_init()
77 if (nla_put_be64(skb, NFTA_LIMIT_RATE, cpu_to_be64(priv->rate))) in nft_limit_dump()
/linux-4.1.27/sound/soc/spear/
Dspdif_out.c29 u32 rate; member
92 u32 rate) in spdif_out_clock() argument
97 divider = DIV_ROUND_CLOSEST(clk_get_rate(host->clk), (rate * 128)); in spdif_out_clock()
110 u32 rate, core_freq; in spdif_out_hw_params() local
115 rate = params_rate(params); in spdif_out_hw_params()
117 switch (rate) { in spdif_out_hw_params()
144 spdif_out_clock(host, core_freq, rate); in spdif_out_hw_params()
146 host->saved_params.rate = rate; in spdif_out_hw_params()
338 host->saved_params.rate); in spdif_out_resume()
/linux-4.1.27/sound/firewire/fireworks/
Dfireworks_command.c295 unsigned int source, unsigned int rate) in command_set_clock() argument
301 if ((source == UINT_MAX) && (rate == UINT_MAX)) { in command_set_clock()
312 if ((clock.source == source) && (clock.sampling_rate == rate)) in command_set_clock()
318 if ((rate != UINT_MAX) && (clock.sampling_rate != rate)) in command_set_clock()
319 clock.sampling_rate = rate; in command_set_clock()
356 int snd_efw_command_get_sampling_rate(struct snd_efw *efw, unsigned int *rate) in snd_efw_command_get_sampling_rate() argument
363 *rate = clock.sampling_rate; in snd_efw_command_get_sampling_rate()
368 int snd_efw_command_set_sampling_rate(struct snd_efw *efw, unsigned int rate) in snd_efw_command_set_sampling_rate() argument
370 return command_set_clock(efw, UINT_MAX, rate); in snd_efw_command_set_sampling_rate()
/linux-4.1.27/arch/sh/kernel/cpu/sh5/
Dclock-sh5.c28 clk->rate *= ifc_table[idx]; in master_clk_init()
38 return clk->parent->rate / ifc_table[idx]; in module_clk_recalc()
48 return clk->parent->rate / ifc_table[idx]; in bus_clk_recalc()
58 return clk->parent->rate / ifc_table[idx]; in cpu_clk_recalc()
/linux-4.1.27/drivers/gpu/drm/armada/
Darmada_510.c64 uint32_t rate, ref, div; in armada510_crtc_compute_clock() local
66 rate = mode->clock * 1000; in armada510_crtc_compute_clock()
67 ref = clk_round_rate(clk, rate); in armada510_crtc_compute_clock()
68 div = DIV_ROUND_UP(ref, rate); in armada510_crtc_compute_clock()
/linux-4.1.27/include/media/
Dv4l2-clk.h54 int v4l2_clk_set_rate(struct v4l2_clk *clk, unsigned long rate);
59 unsigned long rate, struct module *owner);
63 unsigned long rate) in v4l2_clk_register_fixed() argument
65 return __v4l2_clk_register_fixed(dev_id, rate, THIS_MODULE); in v4l2_clk_register_fixed()
/linux-4.1.27/arch/sh/kernel/cpu/sh2a/
Dclock-sh7201.c29 clk->rate = 10000000 * pll2_mult * in master_clk_init()
40 return clk->parent->rate / pfc_divisors[idx]; in module_clk_recalc()
50 return clk->parent->rate / pfc_divisors[idx]; in bus_clk_recalc()
60 return clk->parent->rate / ifc_divisors[idx]; in cpu_clk_recalc()
Dclock-sh7206.c29 clk->rate *= pll2_mult * pll1rate[(__raw_readw(FREQCR) >> 8) & 0x0007]; in master_clk_init()
39 return clk->parent->rate / pfc_divisors[idx]; in module_clk_recalc()
48 return clk->parent->rate / pll1rate[(__raw_readw(FREQCR) >> 8) & 0x0007]; in bus_clk_recalc()
58 return clk->parent->rate / ifc_divisors[idx]; in cpu_clk_recalc()
/linux-4.1.27/Documentation/devicetree/bindings/sound/
Ddavinci-evm-audio.txt14 - ti,codec-clock-rate : The Codec Clock rate (in Hz) applied to the Codec.
17 - Either codec-clock-rate or the codec-clock reference has to be defined. If
19 defined rate and takes the rate from the clock reference.
36 ti,codec-clock-rate = <12000000>;
/linux-4.1.27/drivers/clk/shmobile/
Dclk-div6.c88 static unsigned int cpg_div6_clock_calc_div(unsigned long rate, in cpg_div6_clock_calc_div() argument
93 if (!rate) in cpg_div6_clock_calc_div()
94 rate = 1; in cpg_div6_clock_calc_div()
96 div = DIV_ROUND_CLOSEST(parent_rate, rate); in cpg_div6_clock_calc_div()
100 static long cpg_div6_clock_round_rate(struct clk_hw *hw, unsigned long rate, in cpg_div6_clock_round_rate() argument
103 unsigned int div = cpg_div6_clock_calc_div(rate, *parent_rate); in cpg_div6_clock_round_rate()
108 static int cpg_div6_clock_set_rate(struct clk_hw *hw, unsigned long rate, in cpg_div6_clock_set_rate() argument
112 unsigned int div = cpg_div6_clock_calc_div(rate, parent_rate); in cpg_div6_clock_set_rate()
/linux-4.1.27/drivers/watchdog/
Dsp805_wdt.c81 u64 load, rate; in wdt_setload() local
83 rate = clk_get_rate(wdt->clk); in wdt_setload()
91 load = div_u64(rate, 2) * timeout - 1; in wdt_setload()
99 wdd->timeout = div_u64((load + 1) * 2 + (rate / 2), rate); in wdt_setload()
109 u64 load, rate; in wdt_timeleft() local
111 rate = clk_get_rate(wdt->clk); in wdt_timeleft()
121 return div_u64(load, rate); in wdt_timeleft()
Dqcom-wdt.c30 unsigned long rate; member
47 writel(wdd->timeout * wdt->rate, wdt->base + WDT_BITE_TIME); in qcom_wdt_start()
100 timeout = 128 * wdt->rate / 1000; in qcom_wdt_restart()
161 wdt->rate = clk_get_rate(wdt->clk); in qcom_wdt_probe()
162 if (wdt->rate == 0 || in qcom_wdt_probe()
163 wdt->rate > 0x10000000U) { in qcom_wdt_probe()
173 wdt->wdd.max_timeout = 0x10000000U / wdt->rate; in qcom_wdt_probe()
/linux-4.1.27/drivers/staging/rtl8188eu/core/
Drtw_wlan_util.c64 int cckrates_included(unsigned char *rate, int ratelen) in cckrates_included() argument
69 if ((((rate[i]) & 0x7f) == 2) || (((rate[i]) & 0x7f) == 4) || in cckrates_included()
70 (((rate[i]) & 0x7f) == 11) || (((rate[i]) & 0x7f) == 22)) in cckrates_included()
76 int cckratesonly_included(unsigned char *rate, int ratelen) in cckratesonly_included() argument
81 if ((((rate[i]) & 0x7f) != 2) && (((rate[i]) & 0x7f) != 4) && in cckratesonly_included()
82 (((rate[i]) & 0x7f) != 11) && (((rate[i]) & 0x7f) != 22)) in cckratesonly_included()
112 u8 judge_network_type(struct adapter *padapter, unsigned char *rate, int ratelen) in judge_network_type() argument
127 if ((cckratesonly_included(rate, ratelen)) == true) in judge_network_type()
129 else if ((cckrates_included(rate, ratelen)) == true) in judge_network_type()
137 static unsigned char ratetbl_val_2wifirate(unsigned char rate) in ratetbl_val_2wifirate() argument
[all …]
/linux-4.1.27/arch/arm/boot/dts/
Dzynq-zc702.dts166 slew-rate = <0>;
189 slew-rate = <0>;
212 slew-rate = <0>;
230 slew-rate = <0>;
254 slew-rate = <0>;
267 slew-rate = <0>;
281 slew-rate = <0>;
294 slew-rate = <0>;
307 slew-rate = <0>;
330 slew-rate = <0>;
Dzynq-zc706.dts142 slew-rate = <0>;
165 slew-rate = <0>;
179 slew-rate = <0>;
203 slew-rate = <0>;
216 slew-rate = <0>;
230 slew-rate = <0>;
243 slew-rate = <0>;
256 slew-rate = <0>;
279 slew-rate = <0>;
/linux-4.1.27/sound/soc/fsl/
Dfsl_spdif.c372 u32 stc, mask, rate; in spdif_set_sample_rate() local
378 rate = SPDIF_TXRATE_32000; in spdif_set_sample_rate()
382 rate = SPDIF_TXRATE_44100; in spdif_set_sample_rate()
386 rate = SPDIF_TXRATE_48000; in spdif_set_sample_rate()
390 rate = SPDIF_TXRATE_96000; in spdif_set_sample_rate()
394 rate = SPDIF_TXRATE_192000; in spdif_set_sample_rate()
402 clk = spdif_priv->txclk_src[rate]; in spdif_set_sample_rate()
408 txclk_df = spdif_priv->txclk_df[rate]; in spdif_set_sample_rate()
414 sysclk_df = spdif_priv->sysclk_df[rate]; in spdif_set_sample_rate()
424 ret = clk_set_rate(spdif_priv->txclk[rate], 64 * sample_rate * (txclk_df + 1)); in spdif_set_sample_rate()
[all …]
/linux-4.1.27/sound/usb/6fire/
Dpcm.c84 rates[rt->rate]); in usb6fire_pcm_set_rate()
88 ret = ctrl_rt->set_rate(ctrl_rt, rt->rate); in usb6fire_pcm_set_rate()
92 rates[rt->rate]); in usb6fire_pcm_set_rate()
101 rates[rt->rate]); in usb6fire_pcm_set_rate()
110 rates[rt->rate]); in usb6fire_pcm_set_rate()
116 rt->in_packet_size = rates_in_packet_size[rt->rate]; in usb6fire_pcm_set_rate()
117 rt->out_packet_size = rates_out_packet_size[rt->rate]; in usb6fire_pcm_set_rate()
403 if (rt->rate < ARRAY_SIZE(rates)) in usb6fire_pcm_open()
404 alsa_rt->hw.rates = rates_alsaid[rt->rate]; in usb6fire_pcm_open()
408 if (rt->rate < ARRAY_SIZE(rates)) in usb6fire_pcm_open()
[all …]
/linux-4.1.27/drivers/clk/sirf/
Dclk-common.c94 static long pll_clk_round_rate(struct clk_hw *hw, unsigned long rate, in pll_clk_round_rate() argument
104 rate = rate - rate % MHZ; in pll_clk_round_rate()
106 nf = rate / MHZ; in pll_clk_round_rate()
125 static int pll_clk_set_rate(struct clk_hw *hw, unsigned long rate, in pll_clk_set_rate() argument
136 nf = rate / MHZ; in pll_clk_set_rate()
137 if (unlikely((rate % MHZ) || nf > BIT(13) || nf < 1)) in pll_clk_set_rate()
161 static long cpu_clk_round_rate(struct clk_hw *hw, unsigned long rate, in cpu_clk_round_rate() argument
171 return pll_clk_round_rate(__clk_get_hw(parent_clk), rate, &pll_parent_rate); in cpu_clk_round_rate()
350 static long dmn_clk_round_rate(struct clk_hw *hw, unsigned long rate, in dmn_clk_round_rate() argument
358 ratio = fin / rate; in dmn_clk_round_rate()
[all …]
/linux-4.1.27/include/linux/
Dclk.h311 long clk_round_rate(struct clk *clk, unsigned long rate);
320 int clk_set_rate(struct clk *clk, unsigned long rate);
351 int clk_set_min_rate(struct clk *clk, unsigned long rate);
360 int clk_set_max_rate(struct clk *clk, unsigned long rate);
425 static inline int clk_set_rate(struct clk *clk, unsigned long rate) in clk_set_rate() argument
430 static inline long clk_round_rate(struct clk *clk, unsigned long rate) in clk_round_rate() argument
Dsh_clk.h28 int (*set_rate)(struct clk *clk, unsigned long rate);
30 long (*round_rate)(struct clk *clk, unsigned long rate);
51 unsigned long rate; member
104 unsigned long rate);
108 unsigned long rate);
111 unsigned int div_max, unsigned long rate);
114 unsigned int mult_max, unsigned long rate);
/linux-4.1.27/sound/soc/cirrus/
Dedb93xx.c39 unsigned int rate = params_rate(params); in edb93xx_hw_params() local
45 if (rate < 50000) in edb93xx_hw_params()
46 mclk_rate = rate * 64 * 4; in edb93xx_hw_params()
48 mclk_rate = rate * 64 * 2; in edb93xx_hw_params()
/linux-4.1.27/arch/blackfin/mach-common/
Dclock.h8 unsigned long (*round_rate)(struct clk *clk, unsigned long rate);
9 int (*set_rate)(struct clk *clk, unsigned long rate);
16 unsigned long rate; member

12345678