Home
last modified time | relevance | path

Searched refs:out_be32 (Results 1 – 158 of 158) sorted by relevance

/linux-4.1.27/arch/powerpc/platforms/52xx/
Dlite5200_pm.c128 out_be32(&xlb->snoop_window, sxlb.snoop_window); in lite5200_restore_regs()
129 out_be32(&xlb->master_priority, sxlb.master_priority); in lite5200_restore_regs()
130 out_be32(&xlb->master_pri_enable, sxlb.master_pri_enable); in lite5200_restore_regs()
133 out_be32(&xlb->int_enable, sxlb.int_enable); in lite5200_restore_regs()
134 out_be32(&xlb->config, sxlb.config); in lite5200_restore_regs()
145 out_be32(&cdm->clk_enables, scdm.clk_enables); in lite5200_restore_regs()
156 out_be32(&bes->taskBar, sbes.taskBar); in lite5200_restore_regs()
157 out_be32(&bes->currentPointer, sbes.currentPointer); in lite5200_restore_regs()
158 out_be32(&bes->endPointer, sbes.endPointer); in lite5200_restore_regs()
159 out_be32(&bes->variablePointer, sbes.variablePointer); in lite5200_restore_regs()
[all …]
Dmpc52xx_pci.c117 out_be32(hose->cfg_addr, in mpc52xx_pci_read_config()
157 out_be32(hose->cfg_addr, 0); in mpc52xx_pci_read_config()
174 out_be32(hose->cfg_addr, in mpc52xx_pci_write_config()
221 out_be32(hose->cfg_addr, 0); in mpc52xx_pci_write_config()
255 out_be32(&pci_regs->scr, tmp); in mpc52xx_pci_setup()
265 out_be32(&pci_regs->iw0btar, in mpc52xx_pci_setup()
279 out_be32(&pci_regs->iw1btar, in mpc52xx_pci_setup()
300 out_be32(&pci_regs->iw2btar, in mpc52xx_pci_setup()
307 out_be32(&pci_regs->iwcr, MPC52xx_PCI_IWCR_PACK(iwcr0, iwcr1, iwcr2)); in mpc52xx_pci_setup()
311 out_be32(&pci_regs->tbatr0, MPC52xx_PCI_TBATR_ENABLE | pci_phys); in mpc52xx_pci_setup()
[all …]
Dmpc52xx_pic.c147 out_be32(addr, in_be32(addr) | (1 << bitno)); in io_be_setbit()
152 out_be32(addr, in_be32(addr) & ~(1 << bitno)); in io_be_clrbit()
197 out_be32(&intr->ctrl, ctrl_reg); in mpc52xx_extirq_set_type()
281 out_be32(&sdma->IntPend, 1 << l2irq); in mpc52xx_sdma_ack()
425 out_be32(&sdma->IntPend, 0xffffffff); /* 1 means clear pending */ in mpc52xx_init_irq()
426 out_be32(&sdma->IntMask, 0xffffffff); /* 1 means disabled */ in mpc52xx_init_irq()
427 out_be32(&intr->per_mask, 0x7ffffc00); /* 1 means disabled */ in mpc52xx_init_irq()
428 out_be32(&intr->main_mask, 0x00010fff); /* 1 means disabled */ in mpc52xx_init_irq()
435 out_be32(&intr->ctrl, intr_ctrl); in mpc52xx_init_irq()
438 out_be32(&intr->per_pri1, 0); in mpc52xx_init_irq()
[all …]
Dmpc52xx_common.c73 out_be32(&xlb->master_pri_enable, 0xff); in mpc5200_setup_xlb_arbiter()
74 out_be32(&xlb->master_priority, 0x11111111); in mpc5200_setup_xlb_arbiter()
83 out_be32(&xlb->config, in_be32(&xlb->config) | MPC52xx_XLB_CFG_PLDIS); in mpc5200_setup_xlb_arbiter()
199 out_be32(&mpc52xx_cdm->clk_enables, val | mask); in mpc52xx_set_psc_clkdiv()
254 out_be32(&mpc52xx_wdt->mode, 0x00000000); in mpc52xx_restart()
255 out_be32(&mpc52xx_wdt->count, 0x000000ff); in mpc52xx_restart()
256 out_be32(&mpc52xx_wdt->mode, 0x00009004); in mpc52xx_restart()
314 out_be32(&simple_gpio->port_config, mux & (~gpio)); in mpc5200_psc_ac97_gpio_reset()
338 out_be32(&simple_gpio->port_config, mux); in mpc5200_psc_ac97_gpio_reset()
Dmpc52xx_lpbfifo.c76 out_be32(lpbfifo.regs + LPBFIFO_REG_ENABLE, 0x01010000); in mpc52xx_lpbfifo_kick()
79 out_be32(lpbfifo.regs + LPBFIFO_REG_ENABLE, 0x00000001); in mpc52xx_lpbfifo_kick()
98 out_be32(reg, *data++); in mpc52xx_lpbfifo_kick()
102 out_be32(lpbfifo.regs + LPBFIFO_REG_ENABLE, 0x00000301); in mpc52xx_lpbfifo_kick()
112 out_be32(lpbfifo.regs + LPBFIFO_REG_FIFO_ALARM, 0x1e4); in mpc52xx_lpbfifo_kick()
116 out_be32(lpbfifo.regs + LPBFIFO_REG_FIFO_ALARM, 0x1ff); in mpc52xx_lpbfifo_kick()
159 out_be32(lpbfifo.regs + LPBFIFO_REG_ENABLE, bit_fields); in mpc52xx_lpbfifo_kick()
163 out_be32(lpbfifo.regs + LPBFIFO_REG_START_ADDRESS, in mpc52xx_lpbfifo_kick()
165 out_be32(lpbfifo.regs + LPBFIFO_REG_PACKET_SIZE, transfer_size); in mpc52xx_lpbfifo_kick()
170 out_be32(lpbfifo.regs + LPBFIFO_REG_CONTROL, bit_fields); in mpc52xx_lpbfifo_kick()
[all …]
Dlite5200.c119 out_be32(&gpio->port_config, port_config); in lite5200_fix_port_config()
139 out_be32(mbar + 0x1048, in_be32(mbar + 0x1048) & ~0x300); in lite5200_suspend_prepare()
141 out_be32(mbar + 0x1050, 0x00000001); in lite5200_suspend_prepare()
147 out_be32(mbar + 0x1050, 0x00010000); in lite5200_resume_finish()
Dmpc52xx_pm.c123 out_be32(&intr->main_mask, intr_main_mask | 0x1ffff); in mpc52xx_pm_enter()
140 out_be32(&cdm->clk_enables, clk_enables & 0x00088000); in mpc52xx_pm_enter()
167 out_be32(&cdm->clk_enables, clk_enables); in mpc52xx_pm_enter()
175 out_be32(&intr->main_mask, intr_main_mask); in mpc52xx_pm_enter()
Dmedia5200.c60 out_be32(media5200_irq.regs + MEDIA5200_IRQ_ENABLE, val); in media5200_irq_unmask()
72 out_be32(media5200_irq.regs + MEDIA5200_IRQ_ENABLE, val); in media5200_irq_mask()
172 out_be32(media5200_irq.regs + MEDIA5200_IRQ_ENABLE, 0); in media5200_init_irq()
227 out_be32(&gpio->port_config, port_config); in media5200_setup_arch()
Dmpc52xx_gpt.c163 out_be32(&gpt->regs->status, MPC52xx_GPT_STATUS_IRQMASK); in mpc52xx_gpt_irq_ack()
180 out_be32(&gpt->regs->mode, reg); in mpc52xx_gpt_irq_set_type()
270 out_be32(&gpt->regs->mode, mode | MPC52xx_GPT_MODE_MS_IC); in mpc52xx_gpt_irq_setup()
451 out_be32(&gpt->regs->count, prescale << 16 | clocks); in mpc52xx_gpt_do_start()
/linux-4.1.27/arch/powerpc/sysdev/
Dfsl_rmu.c217 out_be32(&rmu->msg_regs->osr, RIO_MSG_OSR_TE); in fsl_rio_tx_handler()
223 out_be32(&rmu->msg_regs->osr, RIO_MSG_OSR_QOI); in fsl_rio_tx_handler()
236 out_be32(&rmu->msg_regs->osr, RIO_MSG_OSR_EOMI); in fsl_rio_tx_handler()
262 out_be32((void *)&rmu->msg_regs->isr, RIO_MSG_ISR_TE); in fsl_rio_rx_handler()
279 out_be32(&rmu->msg_regs->isr, RIO_MSG_ISR_DIQI); in fsl_rio_rx_handler()
305 out_be32(&fsl_dbell->dbell_regs->dsr, DOORBELL_DSR_TE); in fsl_rio_dbell_handler()
311 out_be32(&fsl_dbell->dbell_regs->dsr, DOORBELL_DSR_QFI); in fsl_rio_dbell_handler()
357 out_be32(&fsl_dbell->dbell_regs->dsr, DOORBELL_DSR_DIQI); in fsl_rio_dbell_handler()
368 out_be32((u32 *)(rio_regs_win + RIO_LTLEDCSR), 0); in msg_unit_error_handler()
370 out_be32((u32 *)(rmu_regs_win + RIO_IM0SR), IMSR_CLEAR); in msg_unit_error_handler()
[all …]
Dcpm2_pic.c88 out_be32(&cpm2_intctl->ic_simrh + word, ppc_cached_irq_mask[word]); in cpm2_mask_irq()
100 out_be32(&cpm2_intctl->ic_simrh + word, ppc_cached_irq_mask[word]); in cpm2_unmask_irq()
111 out_be32(&cpm2_intctl->ic_sipnrh + word, 1 << bit); in cpm2_ack()
123 out_be32(&cpm2_intctl->ic_simrh + word, ppc_cached_irq_mask[word]); in cpm2_end_irq()
182 out_be32(&cpm2_intctl->ic_siexr, vnew); in cpm2_set_irq_type()
242 out_be32(&cpm2_intctl->ic_simrh, 0x00000000); in cpm2_pic_init()
243 out_be32(&cpm2_intctl->ic_simrl, 0x00000000); in cpm2_pic_init()
248 out_be32(&cpm2_intctl->ic_sipnrh, 0xffffffff); in cpm2_pic_init()
249 out_be32(&cpm2_intctl->ic_sipnrl, 0xffffffff); in cpm2_pic_init()
260 out_be32(&cpm2_intctl->ic_scprrh, 0x05309770); in cpm2_pic_init()
[all …]
Dfsl_rio.c113 out_be32((u32 *)(rio_regs_win + RIO_LTLEDCSR), in fsl_rio_mcheck_exception()
166 out_be32(priv->regs_win + offset, data); in fsl_local_config_write()
202 out_be32(&priv->maint_atmu_regs->rowtar, in fsl_rio_config_read()
204 out_be32(&priv->maint_atmu_regs->rowtear, (destid >> 10)); in fsl_rio_config_read()
260 out_be32(&priv->maint_atmu_regs->rowtar, in fsl_rio_config_write()
262 out_be32(&priv->maint_atmu_regs->rowtear, (destid >> 10)); in fsl_rio_config_write()
273 out_be32((u32 *) data, val); in fsl_rio_config_write()
288 out_be32(&priv->inb_atmu_regs[i].riwar, 0); in fsl_rio_inbound_mem_init()
334 out_be32(&priv->inb_atmu_regs[i].riwtar, lstart >> RIWTAR_TRAD_VAL_SHIFT); in fsl_map_inb_mem()
335 out_be32(&priv->inb_atmu_regs[i].riwbar, rstart >> RIWBAR_BADD_VAL_SHIFT); in fsl_map_inb_mem()
[all …]
Dxilinx_intc.c79 out_be32(regs + XINTC_CIE, 1 << irq); in xilinx_intc_mask()
95 out_be32(regs + XINTC_SIE, 1 << irq); in xilinx_intc_level_unmask()
101 out_be32(regs + XINTC_IAR, 1 << irq); in xilinx_intc_level_unmask()
120 out_be32(regs + XINTC_SIE, 1 << irq); in xilinx_intc_edge_unmask()
128 out_be32(regs + XINTC_IAR, 1 << irq); in xilinx_intc_edge_ack()
201 out_be32(regs + XINTC_IER, 0); /* disable all irqs */ in xilinx_intc_init()
202 out_be32(regs + XINTC_IAR, ~(u32) 0); /* Acknowledge pending irqs */ in xilinx_intc_init()
203 out_be32(regs + XINTC_MER, 0x3UL); /* Turn on the Master Enable. */ in xilinx_intc_init()
Dgrackle.c34 out_be32(bp->cfg_addr, GRACKLE_CFA(0, 0, 0xa8)); in grackle_set_stg()
38 out_be32(bp->cfg_addr, GRACKLE_CFA(0, 0, 0xa8)); in grackle_set_stg()
47 out_be32(bp->cfg_addr, GRACKLE_CFA(0, 0, 0xa8)); in grackle_set_loop_snoop()
51 out_be32(bp->cfg_addr, GRACKLE_CFA(0, 0, 0xa8)); in grackle_set_loop_snoop()
Dfsl_pci.c169 out_be32(&pci->pow[index + i].potar, pci_addr >> 12); in setup_one_atmu()
170 out_be32(&pci->pow[index + i].potear, (u64)pci_addr >> 44); in setup_one_atmu()
171 out_be32(&pci->pow[index + i].powbar, phys_addr >> 12); in setup_one_atmu()
172 out_be32(&pci->pow[index + i].powar, flags | (bits - 1)); in setup_one_atmu()
206 out_be32(&pci->pow[i].powar, 0); in setup_pci_atmu()
208 out_be32(&pci->piw[i].piwar, 0); in setup_pci_atmu()
239 out_be32(&pci->pow[j].potar, (hose->io_resource.start >> 12)); in setup_pci_atmu()
240 out_be32(&pci->pow[j].potear, 0); in setup_pci_atmu()
241 out_be32(&pci->pow[j].powbar, (hose->io_base_phys >> 12)); in setup_pci_atmu()
243 out_be32(&pci->pow[j].powar, 0x80088000 in setup_pci_atmu()
[all …]
Dfsl_lbc.c165 out_be32(&fsl_lbc_ctrl_dev->regs->mar, mar); in fsl_upm_run_pattern()
175 out_be32(io_base, 0x0); in fsl_upm_run_pattern()
195 out_be32(&lbc->lteatr, 0); in fsl_lbc_ctrl_init()
196 out_be32(&lbc->ltear, 0); in fsl_lbc_ctrl_init()
197 out_be32(&lbc->lteccr, LTECCR_CLEAR); in fsl_lbc_ctrl_init()
198 out_be32(&lbc->ltedr, LTEDR_ENABLE); in fsl_lbc_ctrl_init()
226 out_be32(&lbc->ltesr, LTESR_CLEAR); in fsl_lbc_ctrl_irq()
227 out_be32(&lbc->lteatr, 0); in fsl_lbc_ctrl_irq()
228 out_be32(&lbc->ltear, 0); in fsl_lbc_ctrl_irq()
341 out_be32(&fsl_lbc_ctrl_dev->regs->lteir, LTEIR_ENABLE); in fsl_lbc_ctrl_probe()
Dmpc8xx_pic.c31 out_be32(&siu_reg->sc_simask, mpc8xx_cached_irq_mask); in mpc8xx_unmask_irq()
37 out_be32(&siu_reg->sc_simask, mpc8xx_cached_irq_mask); in mpc8xx_mask_irq()
42 out_be32(&siu_reg->sc_sipend, mpc8xx_irqd_to_bit(d)); in mpc8xx_ack()
48 out_be32(&siu_reg->sc_simask, mpc8xx_cached_irq_mask); in mpc8xx_end_irq()
57 out_be32(&siu_reg->sc_siel, siel); in mpc8xx_set_irq_type()
Dppc4xx_pci.c909 out_be32(port->utl_base + PEUTL_OUTTR, 0x08000000); in ppc440speA_pciex_init_utl()
910 out_be32(port->utl_base + PEUTL_INTR, 0x02000000); in ppc440speA_pciex_init_utl()
911 out_be32(port->utl_base + PEUTL_OPDBSZ, 0x10000000); in ppc440speA_pciex_init_utl()
912 out_be32(port->utl_base + PEUTL_PBBSZ, 0x53000000); in ppc440speA_pciex_init_utl()
913 out_be32(port->utl_base + PEUTL_IPHBSZ, 0x08000000); in ppc440speA_pciex_init_utl()
914 out_be32(port->utl_base + PEUTL_IPDBSZ, 0x10000000); in ppc440speA_pciex_init_utl()
915 out_be32(port->utl_base + PEUTL_RCIRQEN, 0x00f00000); in ppc440speA_pciex_init_utl()
916 out_be32(port->utl_base + PEUTL_PCTL, 0x80800066); in ppc440speA_pciex_init_utl()
924 out_be32(port->utl_base + PEUTL_PBCTL, 0x08000000); in ppc440speB_pciex_init_utl()
1036 out_be32(port->utl_base + PEUTL_PBCTL, 0x0800000c); in ppc460ex_pciex_init_utl()
[all …]
Dmpic_timer.c192 out_be32(&priv->regs[num].gtccr, 0); in set_cascade_timer()
193 out_be32(&priv->regs[num].gtbcr, tmp_ticks | TIMER_STOP); in set_cascade_timer()
195 out_be32(&priv->regs[num - 1].gtccr, 0); in set_cascade_timer()
196 out_be32(&priv->regs[num - 1].gtbcr, rem_ticks); in set_cascade_timer()
261 out_be32(&priv->regs[num].gtbcr, in get_timer()
263 out_be32(&priv->regs[num].gtccr, 0); in get_timer()
307 out_be32(&priv->regs[handle->num].gtccr, 0); in mpic_stop_timer()
308 out_be32(&priv->regs[handle->num - 1].gtccr, 0); in mpic_stop_timer()
310 out_be32(&priv->regs[handle->num].gtccr, 0); in mpic_stop_timer()
Dppc4xx_msi.c178 out_be32(msi->msi_regs + PEIH_TERMADH, msi->msi_addr_hi); in ppc4xx_setup_pcieh_hw()
179 out_be32(msi->msi_regs + PEIH_TERMADL, msi->msi_addr_lo); in ppc4xx_setup_pcieh_hw()
188 out_be32(msi->msi_regs + PEIH_MSIED, *msi_data); in ppc4xx_setup_pcieh_hw()
189 out_be32(msi->msi_regs + PEIH_MSIMK, *msi_mask); in ppc4xx_setup_pcieh_hw()
Dcpm1.c77 out_be32(&cpic_reg->cpic_cisr, (1 << cpm_vec)); in cpm_end_irq()
162 out_be32(&cpic_reg->cpic_cicr, in cpm_pic_init()
166 out_be32(&cpic_reg->cpic_cimr, 0); in cpm_pic_init()
231 out_be32(&siu_conf->sc_sdcr, 1); in cpm_reset()
287 out_be32(bp, (((BRG_UART_CLK / rate) - 1) << 1) | CPM_BRG_EN); in cpm_setbrg()
289 out_be32(bp, (((BRG_UART_CLK_DIV16 / rate) - 1) << 1) | in cpm_setbrg()
514 out_be32(reg, (in_be32(reg) & ~mask) | bits); in cpm1_clk_setup()
689 out_be32(&iop->dat, cpm1_gc->cpdata); in __cpm1_gpio32_set()
Dfsl_85xx_l2ctlr.c116 out_be32(&l2ctlr->srbar0, in mpc85xx_l2ctlr_of_probe()
123 out_be32(&l2ctlr->srbarea0, in mpc85xx_l2ctlr_of_probe()
Dcpm2.c96 out_be32(&cpmp->cp_cpcr, command | opcode | CPM_CR_FLG); in cpm_command()
138 out_be32(bp, val); in __cpm2_setbrg()
267 out_be32(reg, (in_be32(reg) & ~mask) | bits); in cpm2_clk_setup()
Dindirect_pci.c55 out_be32(hose->cfg_addr, (0x80000000 | (bus_no << 16) | in __indirect_read_config()
121 out_be32(hose->cfg_addr, (0x80000000 | (bus_no << 16) | in indirect_write_config()
Ddart.h61 #define DART_OUT(r,v) (out_be32(DART_REG(r), (v)))
Dcpm_common.c54 out_be32(&cpm_udbg_txdesc[0], 0xa0000001); in udbg_putc_cpm()
274 out_be32(&iop->dat, cpm2_gc->cpdata); in __cpm2_gpio32_set()
Dfsl_mpic_err.c34 out_be32(base + (MPIC_ERR_INT_EIMR >> 2), value); in mpic_fsl_err_write()
Dfsl_soc.c212 out_be32(rstcr, 0x2); /* HRESET_REQ */ in fsl_rstcr_restart()
Dehv_pic.c67 out_be32(mpic_percpu_base_vaddr + MPIC_EOI / 4, 0); in ehv_pic_direct_end_irq()
Dmpic_msgr.c37 out_be32(msgr->mer, value); in _mpic_msgr_mer_write()
Dipic.c515 out_be32(base + (reg >> 2), value); in ipic_write()
Dmpic.c201 out_be32(rb->base + (reg >> 2), value); in _mpic_write()
/linux-4.1.27/arch/powerpc/sysdev/qe_lib/
Dqe_io.c66 out_be32(&par_io->cpodr, pin_mask1bit | tmp_val); in __par_io_config_pin()
68 out_be32(&par_io->cpodr, ~pin_mask1bit & tmp_val); in __par_io_config_pin()
85 out_be32(&par_io->cpdir2, in __par_io_config_pin()
88 out_be32(&par_io->cpdir2, new_mask2bits | tmp_val); in __par_io_config_pin()
90 out_be32(&par_io->cpdir1, in __par_io_config_pin()
93 out_be32(&par_io->cpdir1, new_mask2bits | tmp_val); in __par_io_config_pin()
104 out_be32(&par_io->cppar2, in __par_io_config_pin()
107 out_be32(&par_io->cppar2, new_mask2bits | tmp_val); in __par_io_config_pin()
109 out_be32(&par_io->cppar1, in __par_io_config_pin()
112 out_be32(&par_io->cppar1, new_mask2bits | tmp_val); in __par_io_config_pin()
[all …]
Ducc_slow.c94 out_be32(&us_regs->gumr_l, gumr_l); in ucc_slow_enable()
115 out_be32(&us_regs->gumr_l, gumr_l); in ucc_slow_disable()
235 out_be32(&bd->buf, 0); in ucc_slow_init()
237 out_be32((u32 *) bd, 0); in ucc_slow_init()
241 out_be32(&bd->buf, 0); in ucc_slow_init()
242 out_be32((u32 *) bd, cpu_to_be32(T_W)); in ucc_slow_init()
248 out_be32((u32*)bd, 0); in ucc_slow_init()
250 out_be32(&bd->buf, 0); in ucc_slow_init()
254 out_be32((u32*)bd, cpu_to_be32(R_W)); in ucc_slow_init()
255 out_be32(&bd->buf, 0); in ucc_slow_init()
[all …]
Dqe.c120 out_be32(&qe_immr->cp.cecr, (u32) (cmd | QE_CR_FLG)); in qe_issue_cmd()
137 out_be32(&qe_immr->cp.cecdr, cmd_input); in qe_issue_cmd()
138 out_be32(&qe_immr->cp.cecr, in qe_issue_cmd()
224 out_be32(&qe_immr->brg.brgc[brg - QE_BRG1], tempval); in qe_setbrg()
352 out_be32(&sdma->sdebcr, (u32) sdma_buf_offset & QE_SDEBCR_BA_MASK); in qe_sdma_init()
353 out_be32(&sdma->sdmr, (QE_SDMR_GLB_1_MSK | in qe_sdma_init()
392 out_be32(&qe_immr->iram.iadd, be32_to_cpu(ucode->iram_offset) | in qe_upload_microcode()
396 out_be32(&qe_immr->iram.idata, be32_to_cpu(code[i])); in qe_upload_microcode()
399 out_be32(&qe_immr->iram.iready, be32_to_cpu(QE_IRAM_READY)); in qe_upload_microcode()
518 out_be32(&qe_immr->rsp[i].tibcr[j], trap); in qe_upload_firmware()
[all …]
Ducc_fast.c113 out_be32(&uf_regs->gumr, gumr); in ucc_fast_enable()
134 out_be32(&uf_regs->gumr, gumr); in ucc_fast_disable()
266 out_be32(&uf_regs->gumr, gumr); in ucc_fast_init()
300 out_be32(&uf_regs->utfb, uccf->ucc_fast_tx_virtual_fifo_base_offset); in ucc_fast_init()
301 out_be32(&uf_regs->urfb, uccf->ucc_fast_rx_virtual_fifo_base_offset); in ucc_fast_init()
333 out_be32(&uf_regs->uccm, uf_info->uccm_mask); in ucc_fast_init()
340 out_be32(&uf_regs->ucce, 0xffffffff); in ucc_fast_init()
Dgpio.c84 out_be32(&regs->cpdata, qe_gc->cpdata); in qe_gpio_set()
248 out_be32(&regs->cpdata, qe_gc->cpdata); in qe_pin_set_dedicated()
Dqe_ic.c185 out_be32(base + (reg >> 2), value); in qe_ic_write()
/linux-4.1.27/arch/powerpc/platforms/8xx/
Dm8xx_setup.c99 out_be32(&clk_r1->cark_sccrk, ~KAPWR_KEY); in mpc8xx_calibrate_decr()
100 out_be32(&clk_r1->cark_sccrk, KAPWR_KEY); in mpc8xx_calibrate_decr()
134 out_be32(&sys_tmr1->sitk_tbscrk, ~KAPWR_KEY); in mpc8xx_calibrate_decr()
135 out_be32(&sys_tmr1->sitk_rtcsck, ~KAPWR_KEY); in mpc8xx_calibrate_decr()
136 out_be32(&sys_tmr1->sitk_tbk, ~KAPWR_KEY); in mpc8xx_calibrate_decr()
137 out_be32(&sys_tmr1->sitk_tbscrk, KAPWR_KEY); in mpc8xx_calibrate_decr()
138 out_be32(&sys_tmr1->sitk_rtcsck, KAPWR_KEY); in mpc8xx_calibrate_decr()
139 out_be32(&sys_tmr1->sitk_tbk, KAPWR_KEY); in mpc8xx_calibrate_decr()
178 out_be32(&sys_tmr1->sitk_rtck, KAPWR_KEY); in mpc8xx_set_rtc_time()
179 out_be32(&sys_tmr2->sit_rtc, time); in mpc8xx_set_rtc_time()
[all …]
/linux-4.1.27/arch/powerpc/platforms/83xx/
Dsuspend.c136 out_be32(&pmc_regs->config1, reg_cfg1); in mpc83xx_change_state()
155 out_be32(&pmc_regs->event, event); in pmc_irq_handler()
164 out_be32(&syscr_regs->sicrl, saved_regs.sicrl); in mpc83xx_suspend_restore_regs()
165 out_be32(&syscr_regs->sicrh, saved_regs.sicrh); in mpc83xx_suspend_restore_regs()
166 out_be32(&clock_regs->sccr, saved_regs.sccr); in mpc83xx_suspend_restore_regs()
188 out_be32(&pmc_regs->config1, in mpc83xx_suspend_enter()
197 out_be32(&pmc_regs->config, PMCCR_SLPEN | PMCCR_DLPEN); in mpc83xx_suspend_enter()
207 out_be32(&pmc_regs->mask, PMCER_ALL); in mpc83xx_suspend_enter()
209 out_be32(&pmc_regs->config1, in mpc83xx_suspend_enter()
216 out_be32(&pmc_regs->config1, in mpc83xx_suspend_enter()
[all …]
Dusb.c93 out_be32(immap + MPC83XX_SCCR_OFFS, sccr); in mpc834x_usb_cfg()
94 out_be32(immap + MPC83XX_SICRL_OFFS, sicrl); in mpc834x_usb_cfg()
95 out_be32(immap + MPC83XX_SICRH_OFFS, sicrh); in mpc834x_usb_cfg()
188 out_be32(usb_regs + FSL_USB2_CONTROL_OFFS, in mpc831x_usb_cfg()
202 out_be32(usb_regs + FSL_USB2_CONTROL_OFFS, temp); in mpc831x_usb_cfg()
Dmisc.c48 out_be32(restart_reg_base + (RST_PROT_REG >> 2), 0x52535445); in mpc83xx_restart()
51 out_be32(restart_reg_base + (RST_CTRL_REG >> 2), 0x2); in mpc83xx_restart()
67 out_be32(spcr, tmp | SPCR_TBEN); in mpc83xx_time_init()
/linux-4.1.27/drivers/net/ethernet/freescale/
Dfec_mpc52xx.c108 out_be32(&fec->paddr1, *(u32 *)(&mac[0])); in mpc52xx_fec_set_paddr()
109 out_be32(&fec->paddr2, (*(u16 *)(&mac[4]) << 16) | FEC_PADDR2_TYPE); in mpc52xx_fec_set_paddr()
190 out_be32(&fec->r_cntrl, rcntrl); in mpc52xx_fec_adjust_link()
191 out_be32(&fec->x_cntrl, tcntrl); in mpc52xx_fec_adjust_link()
454 out_be32(&fec->ievent, ievent); /* clear pending events */ in mpc52xx_fec_interrupt()
536 out_be32(&fec->mib_control, FEC_MIB_DISABLE); in mpc52xx_fec_reset_stats()
540 out_be32(&fec->mib_control, 0); in mpc52xx_fec_reset_stats()
558 out_be32(&fec->r_cntrl, rx_control); in mpc52xx_fec_set_multicast_list()
561 out_be32(&fec->r_cntrl, rx_control); in mpc52xx_fec_set_multicast_list()
564 out_be32(&fec->gaddr1, 0xffffffff); in mpc52xx_fec_set_multicast_list()
[all …]
Ducc_geth.c227 out_be32(&((struct qe_bd __iomem *)bd)->buf, in get_new_skb()
234 out_be32((u32 __iomem *)bd, in get_new_skb()
1035 out_be32(upsmr_register, UCC_GETH_UPSMR_INIT); in init_default_reg_vals()
1036 out_be32(maccfg1_register, UCC_GETH_MACCFG1_INIT); in init_default_reg_vals()
1037 out_be32(maccfg2_register, UCC_GETH_MACCFG2_INIT); in init_default_reg_vals()
1071 out_be32(hafdup_register, value); in init_half_duplex_params()
1105 out_be32(ipgifg_register, value); in init_inter_frame_gap_params()
1123 out_be32(uempr_register, value); in init_flow_control_params()
1133 out_be32(maccfg1_register, value); in init_flow_control_params()
1175 out_be32(tx_rmon_base_ptr, in init_firmware_statistics_gathering_mode()
[all …]
Dfec_mpc52xx_phy.c38 out_be32(&fec->ievent, FEC_IEVENT_MII); in mpc52xx_fec_mdio_transfer()
39 out_be32(&fec->mii_data, value); in mpc52xx_fec_mdio_transfer()
106 out_be32(&priv->regs->mii_speed, in mpc52xx_fec_mdio_probe()
/linux-4.1.27/drivers/mtd/nand/
Dfsl_elbc_nand.c161 out_be32(&lbc->fbar, page_addr >> 6); in set_addr()
162 out_be32(&lbc->fpar, in set_addr()
171 out_be32(&lbc->fbar, page_addr >> 5); in set_addr()
172 out_be32(&lbc->fpar, in set_addr()
205 out_be32(&lbc->fmr, priv->fmr | 3); in fsl_elbc_run_command()
207 out_be32(&lbc->mdr, elbc_fcm_ctrl->mdr); in fsl_elbc_run_command()
220 out_be32(&lbc->lsor, priv->bank); in fsl_elbc_run_command()
259 out_be32(&lbc->lteccr, 0x000F000F); /* clear lteccr */ in fsl_elbc_run_command()
276 out_be32(&lbc->fir, in fsl_elbc_do_read()
283 out_be32(&lbc->fcr, (NAND_CMD_READ0 << FCR_CMD0_SHIFT) | in fsl_elbc_do_read()
[all …]
Dndfc.c62 out_be32(ndfc->ndfcbase + NDFC_CCR, ccr); in ndfc_select_chip()
95 out_be32(ndfc->ndfcbase + NDFC_CCR, ccr); in ndfc_enable_hwecc()
141 out_be32(ndfc->ndfcbase + NDFC_DATA, *p++); in ndfc_write_buf()
243 out_be32(ndfc->ndfcbase + NDFC_CCR, ccr); in ndfc_probe()
249 out_be32(ndfc->ndfcbase + offset, be32_to_cpup(reg)); in ndfc_probe()
Dsocrates_nand.c52 out_be32(host->io_base, FPGA_NAND_ENABLE | in socrates_nand_write_buf()
73 out_be32(host->io_base, val); in socrates_nand_read_buf()
125 out_be32(host->io_base, val); in socrates_nand_cmd_ctrl()
/linux-4.1.27/arch/powerpc/platforms/512x/
Dmpc512x_shared.c54 out_be32(&reset_module_base->rpr, 0x52535445); in mpc512x_restart()
56 out_be32(&reset_module_base->rcr, 0x2); in mpc512x_restart()
281 out_be32(&diu_reg->gamma, virt_to_phys(&diu_shared_fb.gamma)); in mpc512x_init_diu()
282 out_be32(&diu_reg->desc[1], 0); in mpc512x_init_diu()
283 out_be32(&diu_reg->desc[2], 0); in mpc512x_init_diu()
284 out_be32(&diu_reg->desc[0], virt_to_phys(&diu_shared_fb.ad0)); in mpc512x_init_diu()
447 out_be32(&FIFOC(psc)->txsz, (fifobase << 16) | tx_fifo_size); in mpc512x_psc_fifo_init()
449 out_be32(&FIFOC(psc)->rxsz, (fifobase << 16) | rx_fifo_size); in mpc512x_psc_fifo_init()
453 out_be32(&FIFOC(psc)->txcmd, 0x80); in mpc512x_psc_fifo_init()
454 out_be32(&FIFOC(psc)->txcmd, 0x01); in mpc512x_psc_fifo_init()
[all …]
Dpdm360ng.c71 out_be32(pdm360ng_gpio_base + 0xc, 0xffffffff); in pdm360ng_penirq_init()
Dclock-commonclk.c652 out_be32(mccr_reg, (0 << 16)); in mpc512x_clk_setup_mclk()
653 out_be32(mccr_reg, (0 << 16) | ((div - 1) << 17)); in mpc512x_clk_setup_mclk()
654 out_be32(mccr_reg, (1 << 16) | ((div - 1) << 17)); in mpc512x_clk_setup_mclk()
/linux-4.1.27/sound/soc/fsl/
Dmpc5200_psc_ac97.c54 out_be32(&psc_dma->psc_regs->ac97_cmd, (1<<31) | ((reg & 0x7f) << 24)); in psc_ac97_read()
93 out_be32(&psc_dma->psc_regs->ac97_cmd, in psc_ac97_write()
106 out_be32(&regs->sicr, psc_dma->sicr | MPC52xx_PSC_SICR_AWR); in psc_ac97_warm_reset()
108 out_be32(&regs->sicr, psc_dma->sicr); in psc_ac97_warm_reset()
123 out_be32(&regs->sicr, psc_dma->sicr | MPC52xx_PSC_SICR_ACRB); in psc_ac97_cold_reset()
173 out_be32(&psc_dma->psc_regs->ac97_slots, 0x01000000); in psc_ac97_hw_digital_params()
175 out_be32(&psc_dma->psc_regs->ac97_slots, 0x03000000); in psc_ac97_hw_digital_params()
193 out_be32(&psc_dma->psc_regs->ac97_slots, psc_dma->slots); in psc_ac97_trigger()
202 out_be32(&psc_dma->psc_regs->ac97_slots, psc_dma->slots); in psc_ac97_trigger()
312 out_be32(&regs->sicr, psc_dma->sicr); in psc_ac97_of_probe()
[all …]
Dfsl_dma.c265 out_be32(&dma_channel->sr, sr2); in fsl_dma_isr()
470 out_be32(&dma_channel->clndar, in fsl_dma_open()
472 out_be32(&dma_channel->eclndar, in fsl_dma_open()
476 out_be32(&dma_channel->bcr, 0); in fsl_dma_open()
508 out_be32(&dma_channel->mr, mr); in fsl_dma_open()
641 out_be32(&dma_channel->mr, mr); in fsl_dma_hw_params()
776 out_be32(&dma_channel->mr, CCSR_DMA_MR_CA); in fsl_dma_hw_free()
777 out_be32(&dma_channel->mr, 0); in fsl_dma_hw_free()
780 out_be32(&dma_channel->sr, -1); in fsl_dma_hw_free()
781 out_be32(&dma_channel->clndar, 0); in fsl_dma_hw_free()
[all …]
Dmpc5200_psc_i2s.c68 out_be32(&psc_dma->psc_regs->sicr, psc_dma->sicr | mode); in psc_i2s_hw_params()
182 out_be32(&psc_dma->psc_regs->sicr, in psc_i2s_of_probe()
/linux-4.1.27/drivers/video/fbdev/
Dplatinumfb.c281 out_be32(&platinum_regs->reg[24].r, 7); /* turn display off */ in platinum_set_hardware()
284 out_be32(&platinum_regs->reg[i+32].r, init->regs[i]); in platinum_set_hardware()
286 out_be32(&platinum_regs->reg[26+32].r, (pinfo->total_vram == 0x100000 ? in platinum_set_hardware()
289 out_be32(&platinum_regs->reg[16].r, (unsigned) pinfo->frame_buffer_phys+init->fb_offset+0x10); in platinum_set_hardware()
290 out_be32(&platinum_regs->reg[18].r, init->pitch[cmode]); in platinum_set_hardware()
291 out_be32(&platinum_regs->reg[19].r, (pinfo->total_vram == 0x100000 ? in platinum_set_hardware()
294 out_be32(&platinum_regs->reg[20].r, (pinfo->total_vram == 0x100000 ? 0x11 : 0x1011)); in platinum_set_hardware()
295 out_be32(&platinum_regs->reg[21].r, 0x100); in platinum_set_hardware()
296 out_be32(&platinum_regs->reg[22].r, 1); in platinum_set_hardware()
297 out_be32(&platinum_regs->reg[23].r, 1); in platinum_set_hardware()
[all …]
Dfsl-diu-fb.c492 out_be32(reg, val); in wr_reg_wa()
608 out_be32(&hw->diu_mode, MFB_MODE1); in enable_lcdc()
617 out_be32(&hw->diu_mode, 0); in disable_lcdc()
831 out_be32(&hw->gamma, DMA_ADDR(data, gamma)); in update_lcdc()
833 out_be32(&hw->bgnd, 0x007F7F7F); /* Set background to grey */ in update_lcdc()
834 out_be32(&hw->disp_size, (var->yres << 16) | var->xres); in update_lcdc()
841 out_be32(&hw->hsyn_para, temp); in update_lcdc()
847 out_be32(&hw->vsyn_para, temp); in update_lcdc()
863 out_be32(&hw->plut, 0x01F5F666); in update_lcdc()
1053 out_be32(&hw->curs_pos, yy << 16 | xx); in fsl_diu_cursor()
[all …]
/linux-4.1.27/drivers/char/xilinx_hwicap/
Dfifo_icap.c97 out_be32(drvdata->base_address + XHI_WF_OFFSET, data); in fifo_icap_fifo_write()
121 out_be32(drvdata->base_address + XHI_SZ_OFFSET, data); in fifo_icap_set_read_size()
130 out_be32(drvdata->base_address + XHI_CR_OFFSET, XHI_CR_WRITE_MASK); in fifo_icap_start_config()
140 out_be32(drvdata->base_address + XHI_CR_OFFSET, XHI_CR_READ_MASK); in fifo_icap_start_readback()
366 out_be32(drvdata->base_address + XHI_CR_OFFSET, in fifo_icap_reset()
369 out_be32(drvdata->base_address + XHI_CR_OFFSET, in fifo_icap_reset()
387 out_be32(drvdata->base_address + XHI_CR_OFFSET, in fifo_icap_flush_fifo()
390 out_be32(drvdata->base_address + XHI_CR_OFFSET, in fifo_icap_flush_fifo()
Dbuffer_icap.c132 out_be32(base_address + XHI_SIZE_REG_OFFSET, data); in buffer_icap_set_size()
146 out_be32(base_address + XHI_BRAM_OFFSET_REG_OFFSET, data); in buffer_icap_set_offset()
162 out_be32(base_address + XHI_RNC_REG_OFFSET, data); in buffer_icap_set_rnc()
177 out_be32(base_address + (offset << 2), data); in buffer_icap_set_bram()
258 out_be32(drvdata->base_address + XHI_STATUS_REG_OFFSET, 0xFEFE); in buffer_icap_reset()
/linux-4.1.27/drivers/edac/
Dmpc85xx_edac.c95 out_be32(pdata->mc_vbase + MPC85XX_MC_DATA_ERR_INJECT_HI, in mpc85xx_mc_inject_data_hi_store()
109 out_be32(pdata->mc_vbase + MPC85XX_MC_DATA_ERR_INJECT_LO, in mpc85xx_mc_inject_data_lo_store()
123 out_be32(pdata->mc_vbase + MPC85XX_MC_ECC_ERR_INJECT, in mpc85xx_mc_inject_ctrl_store()
158 out_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_DR, err_detect); in mpc85xx_pci_check()
177 out_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_DR, err_detect); in mpc85xx_pci_check()
207 out_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_DR, err_detect); in mpc85xx_pcie_check()
315 out_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_ADDR, ~0); in mpc85xx_pci_err_probe()
318 out_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_EN, 0); in mpc85xx_pci_err_probe()
324 out_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_CAP_DR, 0x40); in mpc85xx_pci_err_probe()
330 out_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_EN, ~0x40); in mpc85xx_pci_err_probe()
[all …]
/linux-4.1.27/arch/powerpc/sysdev/ge/
Dge_pic.c120 out_be32(gef_pic_irq_reg_base + GEF_PIC_INTR_MASK(0), mask); in gef_pic_mask()
141 out_be32(gef_pic_irq_reg_base + GEF_PIC_INTR_MASK(0), mask); in gef_pic_unmask()
199 out_be32(gef_pic_irq_reg_base + GEF_PIC_CPU0_INTR_MASK, 0); in gef_pic_init()
200 out_be32(gef_pic_irq_reg_base + GEF_PIC_CPU1_INTR_MASK, 0); in gef_pic_init()
202 out_be32(gef_pic_irq_reg_base + GEF_PIC_CPU0_MCP_MASK, 0); in gef_pic_init()
203 out_be32(gef_pic_irq_reg_base + GEF_PIC_CPU1_MCP_MASK, 0); in gef_pic_init()
/linux-4.1.27/drivers/spi/
Dspi-mpc512x-psc.c97 out_be32(&psc->sicr, sicr); in mpc512x_psc_spi_activate_cs()
107 out_be32(&psc->ccr, ccr); in mpc512x_psc_spi_activate_cs()
171 out_be32(&fifo->txisr, MPC512x_PSC_FIFO_EMPTY); in mpc512x_psc_spi_transfer_rxtx()
172 out_be32(&fifo->tximr, MPC512x_PSC_FIFO_EMPTY); in mpc512x_psc_spi_transfer_rxtx()
342 out_be32(&fifo->tximr, 0); in mpc512x_psc_spi_unprep_xfer_hw()
407 out_be32(&fifo->tximr, 0); in mpc512x_psc_spi_port_config()
408 out_be32(&fifo->rximr, 0); in mpc512x_psc_spi_port_config()
420 out_be32(&psc->sicr, sicr); in mpc512x_psc_spi_port_config()
427 out_be32(&psc->ccr, ccr); in mpc512x_psc_spi_port_config()
434 out_be32(&fifo->rxalarm, 0xfff); in mpc512x_psc_spi_port_config()
[all …]
Dspi-fsl-cpm.c62 out_be32(&mspi->pram->rstate, 0); in fsl_spi_cpm_reinit_txrx()
65 out_be32(&mspi->pram->tstate, 0); in fsl_spi_cpm_reinit_txrx()
86 out_be32(&rx_bd->cbd_bufaddr, mspi->rx_dma); in fsl_spi_cpm_bufs_start()
88 out_be32(&rx_bd->cbd_bufaddr, mspi->rx_dma + xfer_ofs); in fsl_spi_cpm_bufs_start()
93 out_be32(&tx_bd->cbd_bufaddr, mspi->tx_dma); in fsl_spi_cpm_bufs_start()
95 out_be32(&tx_bd->cbd_bufaddr, mspi->tx_dma + xfer_ofs); in fsl_spi_cpm_bufs_start()
365 out_be32(&mspi->pram->rstate, 0); in fsl_spi_cpm_init()
366 out_be32(&mspi->pram->rdp, 0); in fsl_spi_cpm_init()
369 out_be32(&mspi->pram->rxtmp, 0); in fsl_spi_cpm_init()
370 out_be32(&mspi->pram->tstate, 0); in fsl_spi_cpm_init()
[all …]
Dspi-mpc52xx-psc.c100 out_be32(&psc->sicr, sicr); in mpc52xx_psc_spi_activate_cs()
339 out_be32(&psc->sicr, 0x0180C800); in mpc52xx_psc_spi_port_config()
/linux-4.1.27/arch/powerpc/platforms/cell/
Dspider-pic.c87 out_be32(cfg, in_be32(cfg) | 0x30000000u); in spider_unmask_irq()
95 out_be32(cfg, in_be32(cfg) & ~0x30000000u); in spider_mask_irq()
113 out_be32(pic->regs + TIR_EDC, 0x100 | (src & 0xf)); in spider_ack_irq()
156 out_be32(cfg, old_mask | (ic << 24) | (0x7 << 16) | in spider_set_irq_type()
158 out_be32(cfg + 4, (0x2 << 16) | (hw & 0xff)); in spider_set_irq_type()
307 out_be32(cfg, in_be32(cfg) & ~0x30000000u); in spider_init_one()
311 out_be32(pic->regs + TIR_MSK, 0x0); in spider_init_one()
314 out_be32(pic->regs + TIR_PIEN, in_be32(pic->regs + TIR_PIEN) | 0x1); in spider_init_one()
327 out_be32(pic->regs + TIR_DEN, in_be32(pic->regs + TIR_DEN) | 0x1); in spider_init_one()
Dspider-pci.c91 out_be32(regs + SPIDER_PCI_VCI_CNTL_STAT, val | 0x8); in spiderpci_pci_setup_chip()
120 out_be32(regs + SPIDER_PCI_DUMMY_READ_BASE, dummy_page_da); in spiderpci_pci_setup_chip()
Dras.c271 out_be32(&regs->fir_mode_reg, in cbe_sysreset_init()
/linux-4.1.27/arch/powerpc/boot/
Dcuboot-pq2.c104 out_be32(&ctrl_addr[cs * 2], 0); in update_cs_ranges()
105 out_be32(&ctrl_addr[cs * 2 + 1], in update_cs_ranges()
107 out_be32(&ctrl_addr[cs * 2], base | cs_ranges_buf[i].addr); in update_cs_ranges()
188 out_be32(&pci_regs[1][0], mem_base->phys_addr | 1); in fixup_pci()
189 out_be32(&pci_regs[2][0], ~(mem->size[1] + mmio->size[1] - 1)); in fixup_pci()
191 out_be32(&pci_regs[1][1], io->phys_addr | 1); in fixup_pci()
192 out_be32(&pci_regs[2][1], ~(io->size[1] - 1)); in fixup_pci()
233 out_be32((u32 *)&soc_regs[0x1002c], 0x01236745); in fixup_pci()
Dugecon.c52 out_be32(csr_reg, csr); in ug_io_transaction()
56 out_be32(data_reg, data); in ug_io_transaction()
58 out_be32(cr_reg, cr); in ug_io_transaction()
64 out_be32(csr_reg, 0); in ug_io_transaction()
Duartlite.c34 out_be32(reg_base + ULITE_CONTROL, ULITE_CONTROL_RST_RX); in uartlite_open()
43 out_be32(reg_base + ULITE_TX, c); in uartlite_putc()
Dcpm-serial.c103 out_be32(cpcr, op | cpm_cmd | 0x10000); in cpm2_cmd()
118 out_be32(&scc->gsmrl, in_be32(&scc->gsmrl) & ~0x30); in scc_disable_port()
129 out_be32(&scc->gsmrl, in_be32(&scc->gsmrl) | 0x30); in scc_enable_port()
Dio.h81 static inline void out_be32(volatile unsigned *addr, int val) in out_be32() function
Dwii.c151 out_be32(EXI_CTRL, in_be32(EXI_CTRL) | EXI_CTRL_ENABLE); in platform_init()
/linux-4.1.27/arch/powerpc/platforms/cell/spufs/
Dhw_ops.c126 out_be32(&prob->spu_mb_W, data); in spu_hw_wbox_write()
140 out_be32(&ctx->spu->problem->signal_notify1, data); in spu_hw_signal1_write()
145 out_be32(&ctx->spu->problem->signal_notify2, data); in spu_hw_signal2_write()
197 out_be32(&ctx->spu->problem->spu_npc_RW, val); in spu_hw_npc_write()
226 out_be32(&ctx->spu->problem->spu_runcntl_RW, val); in spu_hw_runcntl_write()
233 out_be32(&ctx->spu->problem->spu_runcntl_RW, SPU_RUNCNTL_STOP); in spu_hw_runcntl_stop()
271 out_be32(&prob->dma_querymask_RW, mask); in spu_hw_set_mfc_query()
272 out_be32(&prob->dma_querytype_RW, mode); in spu_hw_set_mfc_query()
295 out_be32(&prob->mfc_lsa_W, cmd->lsa); in spu_hw_send_mfc_command()
297 out_be32(&prob->mfc_union_W.by32.mfc_size_tag32, in spu_hw_send_mfc_command()
[all …]
Dswitch.c246 out_be32(&prob->spu_runcntl_RW, SPU_RUNCNTL_STOP); in save_spu_status()
796 out_be32(&prob->mfc_lsa_W, ls_offset); in send_mfc_dma()
841 out_be32(&prob->spu_npc_RW, 0); in set_spu_npc()
859 out_be32(&prob->signal_notify1, addr64.ui[0]); in set_signot1()
877 out_be32(&prob->signal_notify2, addr64.ui[1]); in set_signot2()
906 out_be32(&prob->dma_querymask_RW, MFC_TAGID_TO_TAGMASK(0)); in set_ppu_querymask()
1024 out_be32(&prob->spu_runcntl_RW, SPU_RUNCNTL_STOP); in suspend_spe()
1028 out_be32(&prob->spu_runcntl_RW, 0x2); in suspend_spe()
1035 out_be32(&prob->spu_runcntl_RW, SPU_RUNCNTL_STOP); in suspend_spe()
1059 out_be32(&prob->spu_runcntl_RW, SPU_RUNCNTL_RUNNABLE); in clear_spu_status()
[all …]
/linux-4.1.27/drivers/input/serio/
Dxilinx_ps2.c119 out_be32(drvdata->base_address + XPS2_IPISR_OFFSET, intr_sr); in xps2_interrupt()
173 out_be32(drvdata->base_address + XPS2_TX_DATA_OFFSET, c); in sxps2_write()
203 out_be32(drvdata->base_address + XPS2_GIER_OFFSET, XPS2_GIER_GIE_MASK); in sxps2_open()
204 out_be32(drvdata->base_address + XPS2_IPIER_OFFSET, XPS2_IPIXR_RX_ALL); in sxps2_open()
221 out_be32(drvdata->base_address + XPS2_GIER_OFFSET, 0x00); in sxps2_close()
222 out_be32(drvdata->base_address + XPS2_IPIER_OFFSET, 0x00); in sxps2_close()
294 out_be32(drvdata->base_address + XPS2_IPIER_OFFSET, 0); in xps2_of_probe()
298 out_be32(drvdata->base_address + XPS2_SRST_OFFSET, XPS2_SRST_RESET); in xps2_of_probe()
/linux-4.1.27/drivers/tty/serial/
Dmpc52xx_uart.c183 out_be32(&PSC(port)->sicr, val); in mpc52xx_psc_set_sicr()
431 out_be32(&FIFO_512x(port)->txcmd, MPC512x_PSC_FIFO_RESET_SLICE); in mpc512x_psc_fifo_init()
432 out_be32(&FIFO_512x(port)->txcmd, MPC512x_PSC_FIFO_ENABLE_SLICE); in mpc512x_psc_fifo_init()
433 out_be32(&FIFO_512x(port)->txalarm, 1); in mpc512x_psc_fifo_init()
434 out_be32(&FIFO_512x(port)->tximr, 0); in mpc512x_psc_fifo_init()
436 out_be32(&FIFO_512x(port)->rxcmd, MPC512x_PSC_FIFO_RESET_SLICE); in mpc512x_psc_fifo_init()
437 out_be32(&FIFO_512x(port)->rxcmd, MPC512x_PSC_FIFO_ENABLE_SLICE); in mpc512x_psc_fifo_init()
438 out_be32(&FIFO_512x(port)->rxalarm, 1); in mpc512x_psc_fifo_init()
439 out_be32(&FIFO_512x(port)->rximr, 0); in mpc512x_psc_fifo_init()
441 out_be32(&FIFO_512x(port)->tximr, MPC512x_PSC_FIFO_ALARM); in mpc512x_psc_fifo_init()
[all …]
Ducc_uart.c606 out_be32(&bdp->buf, cpu2qe_addr(bd_virt, qe_port)); in qe_uart_initbd()
614 out_be32(&bdp->buf, cpu2qe_addr(bd_virt, qe_port)); in qe_uart_initbd()
627 out_be32(&bdp->buf, cpu2qe_addr(bd_virt, qe_port)); in qe_uart_initbd()
639 out_be32(&bdp->buf, cpu2qe_addr(bd_virt, qe_port)); in qe_uart_initbd()
720 out_be32(&uccup->rx_state, 0); in qe_uart_init_ucc()
721 out_be32(&uccup->rx_cnt, 0); in qe_uart_init_ucc()
724 out_be32(&uccup->dump_ptr, 0x4000); in qe_uart_init_ucc()
726 out_be32(&uccup->rx_frame_rem, 0); in qe_uart_init_ucc()
/linux-4.1.27/drivers/media/platform/
Dfsl-viu.c292 out_be32(&vr->status_cfg, SOFT_RST); in viu_start_dma()
293 out_be32(&vr->status_cfg, INT_FIELD_EN); in viu_start_dma()
302 out_be32(&vr->status_cfg, 0); in viu_stop_dma()
307 out_be32(&vr->status_cfg, status_cfg & 0x3f0000); in viu_stop_dma()
318 out_be32(&vr->status_cfg, SOFT_RST); in viu_stop_dma()
319 out_be32(&vr->status_cfg, 0); in viu_stop_dma()
322 out_be32(&vr->status_cfg, status_cfg & 0x3f0000); in viu_stop_dma()
478 out_be32(&vr->dma_inc, reg_val.dma_inc); in buffer_activate()
479 out_be32(&vr->picture_count, reg_val.picture_count); in buffer_activate()
480 out_be32(&vr->field_base_addr, reg_val.field_base_addr); in buffer_activate()
[all …]
/linux-4.1.27/drivers/memory/
Dfsl_ifc.c83 out_be32(&ifc->cm_evter_stat, IFC_CM_EVTER_STAT_CSER); in fsl_ifc_ctrl_init()
86 out_be32(&ifc->cm_evter_en, IFC_CM_EVTER_EN_CSEREN); in fsl_ifc_ctrl_init()
89 out_be32(&ifc->cm_evter_intr_en, IFC_CM_EVTER_INTR_EN_CSERIREN); in fsl_ifc_ctrl_init()
90 out_be32(&ifc->cm_erattr0, 0x0); in fsl_ifc_ctrl_init()
91 out_be32(&ifc->cm_erattr1, 0x0); in fsl_ifc_ctrl_init()
132 out_be32(&ifc->ifc_nand.nand_evter_stat, stat); in check_nand_stat()
169 out_be32(&ifc->cm_evter_stat, IFC_CM_EVTER_STAT_CSER); in fsl_ifc_ctrl_irq()
/linux-4.1.27/arch/microblaze/kernel/
Dheartbeat.c26 out_be32(base_addr, 1); in microblaze_heartbeat()
28 out_be32(base_addr, 0); in microblaze_heartbeat()
69 out_be32(base_addr + 4, 0); in microblaze_setup_heartbeat()
Dearly_printk.c45 out_be32(base_addr + 4, c & 0xff); in early_printk_uartlite_putc()
89 out_be32(base_addr, c & 0xff); in early_printk_uart16550_putc()
/linux-4.1.27/drivers/usb/host/
Dfhci-tds.c91 out_be32(&ep->empty_td->buf_ptr, DUMMY_BD_BUFFER); in fhci_push_dummy_bd()
217 out_be32(&td->buf_ptr, 0); in fhci_create_ep()
269 out_be32(&ep->ep_pram_ptr->tx_state, 0); in fhci_init_ep_registers()
313 out_be32(&td->buf_ptr, 0); in fhci_td_transaction_confirm()
409 out_be32(&td->buf_ptr, virt_to_phys(pkt->data)); in fhci_host_transaction()
491 out_be32(&td->buf_ptr, DUMMY2_BD_BUFFER); in fhci_flush_bds()
505 out_be32(&td->buf_ptr, 0); in fhci_flush_bds()
511 out_be32(&td->buf_ptr, 0); in fhci_flush_bds()
516 out_be32(&ep->ep_pram_ptr->tx_state, 0); in fhci_flush_bds()
550 out_be32(&td->buf_ptr, 0); in fhci_flush_actual_frame()
[all …]
Dehci-fsl.c281 out_be32(non_ehci + FSL_SOC_USB_SNOOP1, 0x0 | SNOOP_SIZE_2GB); in ehci_fsl_usb_setup()
283 out_be32(non_ehci + FSL_SOC_USB_SNOOP2, 0x80000000 | SNOOP_SIZE_2GB); in ehci_fsl_usb_setup()
313 out_be32(non_ehci + FSL_SOC_USB_PRICTRL, 0x00000008); in ehci_fsl_usb_setup()
314 out_be32(non_ehci + FSL_SOC_USB_AGECNTTHRSH, 0x00000080); in ehci_fsl_usb_setup()
316 out_be32(non_ehci + FSL_SOC_USB_PRICTRL, 0x0000000c); in ehci_fsl_usb_setup()
317 out_be32(non_ehci + FSL_SOC_USB_AGECNTTHRSH, 0x00000040); in ehci_fsl_usb_setup()
319 out_be32(non_ehci + FSL_SOC_USB_SICTRL, 0x00000001); in ehci_fsl_usb_setup()
581 out_be32(non_ehci + FSL_SOC_USB_CTRL, ehci_fsl->usb_ctrl); in ehci_fsl_drv_resume()
Dfsl-mph-dr-of.c286 out_be32(pdata->regs + ISIPHYCTRL, PHYCTRL_PHYE | PHYCTRL_PXE); in fsl_usb2_mpc5121_init()
287 out_be32(pdata->regs + USBGENCTRL, reg); in fsl_usb2_mpc5121_init()
Dehci-ppc-of.c86 out_be32(insreg_virt + 3, PPC440EPX_EHCI0_INSREG_BMT); in ppc44x_enable_bmt()
Dfhci-hcd.c282 out_be32(&fhci->pram->rx_state, 0); in fhci_usb_init()
/linux-4.1.27/drivers/net/ethernet/freescale/fs_enet/
Dmii-fec.c61 out_be32(&fecp->fec_mii_data, (phy_id << 23) | mk_mii_read(location)); in fs_enet_fec_mii_read()
68 out_be32(&fecp->fec_ievent, FEC_ENET_MII); in fs_enet_fec_mii_read()
85 out_be32(&fecp->fec_mii_data, (phy_id << 23) | mk_mii_write(location, val)); in fs_enet_fec_mii_write()
92 out_be32(&fecp->fec_ievent, FEC_ENET_MII); in fs_enet_fec_mii_write()
165 out_be32(&fec->fecp->fec_ievent, FEC_ENET_MII); in fs_enet_mdio_probe()
Dmii-bitbang.c45 out_be32(p, in_be32(p) | m); in bb_set()
50 out_be32(p, in_be32(p) & ~m); in bb_clr()
Dfs_enet.h220 #define __cbd_out32(addr, x) out_be32(addr, x)
Dmac-fec.c60 #define __fs_out32(addr, x) out_be32(addr, x)
Dmac-scc.c59 #define __fs_out32(addr, x) out_be32(addr, x)
Dmac-fcc.c54 #define W32(_p, _m, _v) out_be32(&(_p)->_m, (_v))
/linux-4.1.27/drivers/iommu/
Dfsl_pamu.c691 out_be32(&pamu_regs->ppbah, upper_32_bits(ppaact_phys)); in setup_one_pamu()
692 out_be32(&pamu_regs->ppbal, lower_32_bits(ppaact_phys)); in setup_one_pamu()
694 out_be32(&pamu_regs->pplah, upper_32_bits(ppaact_phys)); in setup_one_pamu()
695 out_be32(&pamu_regs->pplal, lower_32_bits(ppaact_phys)); in setup_one_pamu()
697 out_be32(&pamu_regs->spbah, upper_32_bits(spaact_phys)); in setup_one_pamu()
698 out_be32(&pamu_regs->spbal, lower_32_bits(spaact_phys)); in setup_one_pamu()
700 out_be32(&pamu_regs->splah, upper_32_bits(spaact_phys)); in setup_one_pamu()
701 out_be32(&pamu_regs->splal, lower_32_bits(spaact_phys)); in setup_one_pamu()
703 out_be32(&pamu_regs->obah, upper_32_bits(omt_phys)); in setup_one_pamu()
704 out_be32(&pamu_regs->obal, lower_32_bits(omt_phys)); in setup_one_pamu()
[all …]
/linux-4.1.27/drivers/net/ethernet/ibm/emac/
Drgmii.c115 out_be32(&p->fer, in_be32(&p->fer) | rgmii_mode_mask(mode, input)); in rgmii_attach()
146 out_be32(&p->ssr, ssr); in rgmii_set_speed()
166 out_be32(&p->fer, fer); in rgmii_get_mdio()
185 out_be32(&p->fer, fer); in rgmii_put_mdio()
206 out_be32(&p->fer, in_be32(&p->fer) & ~RGMII_FER_MASK(input)); in rgmii_detach()
278 out_be32(&dev->base->fer, 0); in rgmii_probe()
Dzmii.c144 out_be32(&p->fer, in_be32(&p->fer) | zmii_mode_mask(dev->mode, input)); in zmii_attach()
162 out_be32(&dev->base->fer, fer | ZMII_FER_MDI(input)); in zmii_get_mdio()
190 out_be32(&dev->base->ssr, ssr); in zmii_set_speed()
206 out_be32(&dev->base->fer, in zmii_detach()
271 out_be32(&dev->base->fer, 0); in zmii_probe()
Dtah.c55 out_be32(&p->mr, TAH_MR_SR); in tah_reset()
65 out_be32(&p->mr, in tah_reset()
Dcore.c225 out_be32(&p->mr0, r | EMAC_MR0_TXE); in emac_tx_enable()
238 out_be32(&p->mr0, r & ~EMAC_MR0_TXE); in emac_tx_disable()
271 out_be32(&p->mr0, r | EMAC_MR0_RXE); in emac_rx_enable()
287 out_be32(&p->mr0, r & ~EMAC_MR0_RXE); in emac_rx_disable()
338 out_be32(&p->mr0, r & ~EMAC_MR0_RXE); in emac_rx_disable_async()
379 out_be32(&p->mr0, EMAC_MR0_SRST); in emac_reset()
429 out_be32(gaht_base + i, gaht_temp[i]); in emac_hash_mc()
564 out_be32(&p->mr1, in_be32(&p->mr1) in emac_configure()
600 out_be32(&p->u1.emac4.ipcr, 0xdeadbeef); in emac_configure()
644 out_be32(&p->mr1, mr1); in emac_configure()
[all …]
/linux-4.1.27/arch/powerpc/platforms/embedded6xx/
Dusbgecko_udbg.c59 out_be32(csr_reg, csr); in ug_io_transaction()
63 out_be32(data_reg, data); in ug_io_transaction()
65 out_be32(cr_reg, cr); in ug_io_transaction()
71 out_be32(csr_reg, 0); in ug_io_transaction()
Dflipper-pic.c58 out_be32(io_base + FLIPPER_ICR, mask); in flipper_pic_mask_and_ack()
67 out_be32(io_base + FLIPPER_ICR, 1 << irq); in flipper_pic_ack()
130 out_be32(io_base + FLIPPER_IMR, 0x00000000); in __flipper_quiesce()
131 out_be32(io_base + FLIPPER_ICR, 0xffffffff); in __flipper_quiesce()
Dhlwd-pic.c52 out_be32(io_base + HW_BROADWAY_ICR, mask); in hlwd_pic_mask_and_ack()
60 out_be32(io_base + HW_BROADWAY_ICR, 1 << irq); in hlwd_pic_ack()
155 out_be32(io_base + HW_BROADWAY_IMR, 0); in __hlwd_quiesce()
156 out_be32(io_base + HW_BROADWAY_ICR, 0xffffffff); in __hlwd_quiesce()
/linux-4.1.27/drivers/dma/
Dmpc512x_dma.c990 out_be32(&mdma->regs->dmacr, MPC_DMA_DMACR_ERCA); in mpc_dma_probe()
993 out_be32(&mdma->regs->dmagpor, MPC_DMA_DMAGPOR_SNOOP_ENABLE); in mpc_dma_probe()
995 out_be32(&mdma->regs->dmaeeil, 0); in mpc_dma_probe()
998 out_be32(&mdma->regs->dmaintl, 0xFFFF); in mpc_dma_probe()
999 out_be32(&mdma->regs->dmaerrl, 0xFFFF); in mpc_dma_probe()
1001 out_be32(&mdma->regs->dmacr, MPC_DMA_DMACR_EDCG | in mpc_dma_probe()
1005 out_be32(&mdma->regs->dmaerqh, 0); in mpc_dma_probe()
1006 out_be32(&mdma->regs->dmaerql, 0); in mpc_dma_probe()
1009 out_be32(&mdma->regs->dmaeeih, 0); in mpc_dma_probe()
1010 out_be32(&mdma->regs->dmaeeil, 0); in mpc_dma_probe()
[all …]
Dfsl_raid.c129 out_be32(&re_chan->jrregs->inbring_add_job, FSL_RE_ADD_JOB(1)); in fsl_re_issue_pending()
204 out_be32(&re_chan->jrregs->oubring_job_rmvd, in fsl_re_dequeue()
234 out_be32(&re_chan->jrregs->jr_interrupt_status, FSL_RE_CLR_INTR); in fsl_re_isr()
720 out_be32(&chan->jrregs->inbring_base_h, in fsl_re_chan_probe()
722 out_be32(&chan->jrregs->oubring_base_h, in fsl_re_chan_probe()
724 out_be32(&chan->jrregs->inbring_base_l, in fsl_re_chan_probe()
726 out_be32(&chan->jrregs->oubring_base_l, in fsl_re_chan_probe()
728 out_be32(&chan->jrregs->inbring_size, in fsl_re_chan_probe()
730 out_be32(&chan->jrregs->oubring_size, in fsl_re_chan_probe()
737 out_be32(&chan->jrregs->jr_config_1, in fsl_re_chan_probe()
[all …]
Dfsldma.h204 out_be32((u32 __iomem *)addr, val >> 32); in out_be64()
205 out_be32((u32 __iomem *)addr + 1, (u32)val); in out_be64()
/linux-4.1.27/arch/powerpc/include/asm/
Dmpic_msgr.h80 out_be32(msgr->base, message); in mpic_msgr_write()
118 out_be32(msgr->base, 1 << get_hard_smp_processor_id(cpu_num)); in mpic_msgr_set_destination()
Ddcr-mmio.h51 out_be32(host.token + ((host.base + dcr_n) * host.stride), value); in dcr_write_mmio()
Dtsi108.h114 out_be32((volatile u32 *)(tsi108_csr_vir_base + reg_offset), val); in tsi108_write_reg()
Dio.h178 DEF_MMIO_OUT_D(out_be32, 32, stw);
188 DEF_MMIO_OUT_X(out_be32, 32, stwbrx);
480 #define __do_writel_be(val, addr) out_be32(PCI_FIX_ADDR(addr), val)
826 #define setbits32(_addr, _v) out_be32((_addr), in_be32(_addr) | (_v))
827 #define clrbits32(_addr, _v) out_be32((_addr), in_be32(_addr) & ~(_v))
Dpmac_feature.h391 #define UN_OUT(r,v) (out_be32(UN_REG(r), (v)))
/linux-4.1.27/drivers/ata/
Dpata_mpc52xx.c335 out_be32(&regs->pio1, timing->pio1); in mpc52xx_ata_apply_timings()
336 out_be32(&regs->pio2, timing->pio2); in mpc52xx_ata_apply_timings()
337 out_be32(&regs->mdma1, timing->mdma1); in mpc52xx_ata_apply_timings()
338 out_be32(&regs->mdma2, timing->mdma2); in mpc52xx_ata_apply_timings()
339 out_be32(&regs->udma1, timing->udma1); in mpc52xx_ata_apply_timings()
340 out_be32(&regs->udma2, timing->udma2); in mpc52xx_ata_apply_timings()
341 out_be32(&regs->udma3, timing->udma3); in mpc52xx_ata_apply_timings()
342 out_be32(&regs->udma4, timing->udma4); in mpc52xx_ata_apply_timings()
343 out_be32(&regs->udma5, timing->udma5); in mpc52xx_ata_apply_timings()
354 out_be32(&regs->share_cnt, 0); in mpc52xx_ata_hw_init()
[all …]
/linux-4.1.27/drivers/gpio/
Dgpio-mpc5200.c247 out_be32(&regs->simple_dvo, chip->shadow_dvo); in __mpc52xx_simple_gpio_set()
276 out_be32(&regs->simple_ddr, chip->shadow_ddr); in mpc52xx_simple_gpio_dir_in()
280 out_be32(&regs->simple_gpioe, chip->shadow_gpioe); in mpc52xx_simple_gpio_dir_in()
303 out_be32(&regs->simple_ddr, chip->shadow_ddr); in mpc52xx_simple_gpio_dir_out()
307 out_be32(&regs->simple_gpioe, chip->shadow_gpioe); in mpc52xx_simple_gpio_dir_out()
Dgpio-mpc8xxx.c105 out_be32(mm->regs + GPIO_DAT, mpc8xxx_gc->data); in mpc8xxx_gpio_set()
131 out_be32(mm->regs + GPIO_DAT, mpc8xxx_gc->data); in mpc8xxx_gpio_set_multiple()
234 out_be32(mm->regs + GPIO_IER, mpc8xxx_gpio2mask(irqd_to_hwirq(d))); in mpc8xxx_irq_ack()
396 out_be32(mm_gc->regs + GPIO_IER, 0xffffffff); in mpc8xxx_probe()
397 out_be32(mm_gc->regs + GPIO_IMR, 0); in mpc8xxx_probe()
/linux-4.1.27/drivers/usb/gadget/udc/
Dfsl_qe_udc.c265 out_be32(&udc->ep_param[i]->tstate, 0); in qe_ep_flushtxfifo()
299 out_be32((u32 __iomem *)bd, R_E | R_I); in qe_epbds_reset()
302 out_be32((u32 __iomem *)bd, R_E | R_I | R_W); in qe_epbds_reset()
306 out_be32(&bd->buf, 0); in qe_epbds_reset()
307 out_be32((u32 __iomem *)bd, 0); in qe_epbds_reset()
310 out_be32((u32 __iomem *)bd, T_W); in qe_epbds_reset()
391 out_be32(&bd->buf, 0); in qe_ep_bd_init()
392 out_be32((u32 __iomem *)bd, 0); in qe_ep_bd_init()
395 out_be32(&bd->buf, 0); in qe_ep_bd_init()
396 out_be32((u32 __iomem *)bd, R_W); in qe_ep_bd_init()
[all …]
Dfsl_udc_core.c106 out_be32(p, v); in _fsl_writel_be()
/linux-4.1.27/arch/microblaze/include/asm/
Dio.h50 #define out_be32(a, v) __raw_writel((v), (void __iomem __force *)(a)) macro
56 #define writel_be(v, a) out_be32((__force unsigned *)a, v)
/linux-4.1.27/drivers/i2c/busses/
Di2c-cpm.c162 out_be32(&i2c_ram->rstate, 0); in cpm_reset_i2c_params()
163 out_be32(&i2c_ram->rdp, 0); in cpm_reset_i2c_params()
166 out_be32(&i2c_ram->rxtmp, 0); in cpm_reset_i2c_params()
167 out_be32(&i2c_ram->tstate, 0); in cpm_reset_i2c_params()
168 out_be32(&i2c_ram->tdp, 0); in cpm_reset_i2c_params()
171 out_be32(&i2c_ram->txtmp, 0); in cpm_reset_i2c_params()
543 out_be32(&rbdf[i].cbd_bufaddr, ((cpm->rxdma[i] + 1) & ~1)); in cpm_i2c_setup()
550 out_be32(&tbdf[i].cbd_bufaddr, cpm->txdma[i]); in cpm_i2c_setup()
/linux-4.1.27/drivers/scsi/
Dmvme16x_scsi.c89 out_be32(0xfff4202c, v); in mvme16x_probe()
116 out_be32(0xfff4202c, v); in mvme16x_device_remove()
/linux-4.1.27/arch/powerpc/platforms/85xx/
Dsmp.c268 out_be32(&spin_table->addr_l, 0); in smp_85xx_kick_cpu()
296 out_be32(&spin_table->pir, hw_cpu); in smp_85xx_kick_cpu()
297 out_be32(&spin_table->addr_l, __pa(__early_start)); in smp_85xx_kick_cpu()
313 out_be32(&spin_table->pir, hw_cpu); in smp_85xx_kick_cpu()
Dp1022_ds.c252 out_be32(&lbc->bank[0].br, br0); in p1022ds_set_monitor_port()
253 out_be32(&lbc->bank[0].or, or0); in p1022ds_set_monitor_port()
258 out_be32(&lbc->bank[1].br, br1); in p1022ds_set_monitor_port()
259 out_be32(&lbc->bank[1].or, or1); in p1022ds_set_monitor_port()
Dxes_mpc85xx.c74 out_be32(l2_base, ctl); in xes_mpc85xx_configure_l2()
Dsocrates_fpga_pic.c66 out_be32(socrates_fpga_pic_iobase + reg, val); in socrates_fpga_pic_write()
/linux-4.1.27/arch/microblaze/pci/
Dindirect_pci.c51 out_be32(hose->cfg_addr, (0x80000000 | (bus_no << 16) | in indirect_read_config()
105 out_be32(hose->cfg_addr, (0x80000000 | (bus_no << 16) | in indirect_write_config()
Dxilinx_pci.c160 out_be32(pci_reg + XPLB_PCI_BUS, 0x000000ff); in xilinx_pci_init()
/linux-4.1.27/arch/m68k/include/asm/
Draw_io.h45 #define out_be32(addr,l) (void)((*(__force volatile u32 *) (addr)) = (l)) macro
58 #define raw_outl(val,port) out_be32((port),(val))
61 #define __raw_writel(val,addr) out_be32((addr),(val))
Dio_mm.h248 #define isa_outl(val,port) (ISA_SEX ? out_be32(isa_itl(port),(val)) : out_le32(isa_itl(port),(val)))
/linux-4.1.27/drivers/uio/
Duio_fsl_elbc_gpcm.c126 out_be32(&bank->br, reg_new | BR_V); in reg_store()
134 out_be32(&bank->or, reg_new); in reg_store()
372 out_be32(&priv->lbc->bank[priv->bank].or, reg_or_new); in uio_fsl_elbc_gpcm_probe()
373 out_be32(&priv->lbc->bank[priv->bank].br, reg_br_new); in uio_fsl_elbc_gpcm_probe()
/linux-4.1.27/drivers/net/ethernet/tundra/
Dtsi108_eth.h32 out_be32((data->regs + (offset)), val)
38 out_be32((data->phyregs + (offset)), val)
/linux-4.1.27/sound/drivers/
Dml403-ac97cr.c427 out_be32(CR_REG(ml403_ac97cr, PLAYFIFO), 0); in snd_ml403_ac97cr_playback_ind2_zero()
452 out_be32(CR_REG(ml403_ac97cr, PLAYFIFO), in snd_ml403_ac97cr_playback_ind2_copy()
556 out_be32(CR_REG(ml403_ac97cr, RESETFIFO), CR_PLAYRESET); in snd_ml403_ac97cr_pcm_playback_trigger()
595 out_be32(CR_REG(ml403_ac97cr, RESETFIFO), CR_RECRESET); in snd_ml403_ac97cr_pcm_capture_trigger()
892 out_be32(CR_REG(ml403_ac97cr, CODEC_ADDR),
1000 out_be32(CR_REG(ml403_ac97cr, CODEC_DATAWRITE),
1002 out_be32(CR_REG(ml403_ac97cr, CODEC_ADDR),
1075 out_be32(CR_REG(ml403_ac97cr, RESETFIFO),
/linux-4.1.27/arch/powerpc/platforms/44x/
Dwarp.c161 out_be32(dtm_fpga + 0x14, reset); in temp_isr()
264 out_be32(fpga + 0x20, temp); in pika_dtm_thread()
/linux-4.1.27/drivers/tty/serial/cpm_uart/
Dcpm_uart_core.c775 out_be32(&bdp->cbd_bufaddr, cpu2cpm_addr(mem_addr, pinfo)); in cpm_uart_initbd()
780 out_be32(&bdp->cbd_bufaddr, cpu2cpm_addr(mem_addr, pinfo)); in cpm_uart_initbd()
790 out_be32(&bdp->cbd_bufaddr, cpu2cpm_addr(mem_addr, pinfo)); in cpm_uart_initbd()
795 out_be32(&bdp->cbd_bufaddr, cpu2cpm_addr(mem_addr, pinfo)); in cpm_uart_initbd()
848 out_be32(&scp->scc_gsmrh, 0); in cpm_uart_init_scc()
849 out_be32(&scp->scc_gsmrl, in cpm_uart_init_scc()
883 out_be32(&up->smc_rstate, 0); in cpm_uart_init_smc()
884 out_be32(&up->smc_tstate, 0); in cpm_uart_init_smc()
/linux-4.1.27/arch/powerpc/platforms/86xx/
Dmpc86xx_smp.c53 out_be32(mcm_vaddr + (MCM_PORT_CONFIG_OFFSET >> 2), pcr); in smp_86xx_release_core()
/linux-4.1.27/drivers/dma/bestcomm/
Dfec.c151 out_be32(&bcom_eng->regs->IntPend, 1<<tsk->tasknum); /* Clear ints */ in bcom_fec_rx_reset()
252 out_be32(&bcom_eng->regs->IntPend, 1<<tsk->tasknum); /* Clear ints */ in bcom_fec_tx_reset()
Dgen_bd.c158 out_be32(&bcom_eng->regs->IntPend, 1<<tsk->tasknum); /* Clear ints */ in bcom_gen_bd_rx_reset()
242 out_be32(&bcom_eng->regs->IntPend, 1<<tsk->tasknum); /* Clear ints */ in bcom_gen_bd_tx_reset()
Data.c97 out_be32(&bcom_eng->regs->IntPend, 1<<tsk->tasknum); /* Clear ints */ in bcom_ata_init()
Dbestcomm.c326 out_be32(&bcom_eng->regs->taskBar, tdt_pa); in bcom_engine_init()
353 out_be32(&bcom_eng->regs->taskBar, 0ul); in bcom_engine_cleanup()
/linux-4.1.27/drivers/mmc/host/
Dsdhci-pltfm.h58 out_be32(host->ioaddr + reg, val); in sdhci_be32bs_writel()
/linux-4.1.27/arch/powerpc/platforms/82xx/
Dpq2ads-pci-pic.c155 out_be32(&priv->regs->mask, ~0); in pq2ads_pci_init_irq()
/linux-4.1.27/drivers/rtc/
Drtc-mpc5121.c141 out_be32(&regs->target_time, now - in_be32(&regs->actual_time)); in mpc5121_rtc_set_time()
355 out_be32(&rtc->regs->keep_alive, ka); in mpc5121_rtc_probe()
/linux-4.1.27/drivers/watchdog/
Dpika_wdt.c82 out_be32(pikawdt_private.fpga + 0x14, reset); in pikawdt_reset()
Dmpc8xxx_wdt.c114 out_be32(&wd_base->swcrr, tmp); in mpc8xxx_wdt_start()
/linux-4.1.27/arch/powerpc/sysdev/xics/
Dicp-native.c69 out_be32(&icp_native_regs[cpu]->xirr.word, value); in icp_native_set_xirr()
/linux-4.1.27/drivers/net/ethernet/xilinx/
Dxilinx_axienet.h496 out_be32((lp->regs + offset), value); in axienet_iow()
Dll_temac_main.c70 out_be32((u32 *) (lp->regs + offset), value); in temac_iow()
137 out_be32((u32 *)(lp->sdma_regs + (reg << 2)), value); in temac_dma_out32()
Dxilinx_axienet_main.c141 out_be32((lp->dma_regs + reg), value); in axienet_dma_out32()
/linux-4.1.27/arch/powerpc/kernel/
Drtas_pci.c217 out_be32(chip_regs + 0xf6030, val); in python_countermeasures()
/linux-4.1.27/arch/powerpc/platforms/powermac/
Dsmp.c359 out_be32(psurge_start, start); in smp_psurge_kick_cpu()
419 out_be32(psurge_start, 0x100); in smp_psurge_setup_cpu()
Dpci.c374 swap ? out_le32(addr, val) : out_be32(addr, val); in u3_ht_write_config()
/linux-4.1.27/arch/powerpc/platforms/chrp/
Dpci.c180 out_be32(&reg[12], val & ~PRG_CL_RESET_VALID); in setup_python()
Dsetup.c246 out_be32(briq_SPOR, 0); in briq_restart()
/linux-4.1.27/drivers/crypto/caam/
Dregs.h69 #define wr_reg32(reg, data) out_be32(reg, data)
/linux-4.1.27/arch/powerpc/platforms/maple/
Dpci.c250 out_be32(addr, val); in u3_ht_root_write_config()
/linux-4.1.27/drivers/crypto/
Dtalitos.c233 out_be32(priv->chan[ch].reg + TALITOS_FF, in talitos_submit()
235 out_be32(priv->chan[ch].reg + TALITOS_FF_LO, in talitos_submit()
535 out_be32(priv->reg + TALITOS_ICR, isr & (ch_done_mask | ch_err_mask)); \
536 out_be32(priv->reg + TALITOS_ICR_LO, isr_lo); \
/linux-4.1.27/sound/ppc/
Dsnd_ps3.c75 out_be32(the_card.mapped_mmio_vaddr + reg, val); in write_reg()
/linux-4.1.27/drivers/macintosh/
Dvia-pmu.c1985 out_be32(mem_ctrl_sleep, i); in powerbook_sleep_3400()
2016 out_be32(mem_ctrl_sleep, 0x3f); in powerbook_sleep_3400()
/linux-4.1.27/drivers/usb/phy/
Dphy-fsl-usb.c91 out_be32(p, v); in _fsl_writel_be()
/linux-4.1.27/drivers/isdn/hisax/
Davm_pci.c328 out_be32((unsigned *)(cs->hw.avm.isac + _IO_BASE), *ptr++); in hdlc_fill_fifo()
/linux-4.1.27/drivers/net/can/
Dflexcan.c300 out_be32(addr, val); in flexcan_write()
/linux-4.1.27/drivers/net/ethernet/toshiba/
Dspider_net.c114 out_be32(card->regs + reg, value); in spider_net_write_reg()
/linux-4.1.27/arch/powerpc/xmon/
Dxmon.c3115 out_be32(&spu->problem->spu_runcntl_RW, in restart_spus()