Searched refs:SPORT1_TCR1 (Results 1 - 33 of 33) sorted by relevance

/linux-4.1.27/arch/blackfin/mach-bf537/boards/
H A Dcm_bf537e.c190 .start = SPORT1_TCR1,
191 .end = SPORT1_TCR1 + 0xFF,
622 .start = SPORT1_TCR1,
H A Dminotaur.c451 .start = SPORT1_TCR1,
H A Dtcm_bf537.c521 .start = SPORT1_TCR1,
H A Dcm_bf537u.c519 .start = SPORT1_TCR1,
H A Dstamp.c863 .regs_base = (void *)SPORT1_TCR1,
1480 .start = SPORT1_TCR1,
1481 .end = SPORT1_TCR1 + 0xFF,
2382 .start = SPORT1_TCR1,
/linux-4.1.27/arch/blackfin/mach-bf533/boards/
H A Dblackstamp.c306 .start = SPORT1_TCR1,
H A Dcm_bf533.c333 .start = SPORT1_TCR1,
H A Dstamp.c412 .start = SPORT1_TCR1,
/linux-4.1.27/arch/blackfin/mach-bf518/boards/
H A Dtcm-bf518.c534 .start = SPORT1_TCR1,
H A Dezbrd.c612 .start = SPORT1_TCR1,
/linux-4.1.27/arch/blackfin/mach-bf527/boards/
H A Dad7160eval.c635 .start = SPORT1_TCR1,
H A Dcm_bf527.c781 .start = SPORT1_TCR1,
H A Dezbrd.c655 .start = SPORT1_TCR1,
H A Dtll6527m.c759 .start = SPORT1_TCR1,
H A Dezkit.c1040 .start = SPORT1_TCR1,
/linux-4.1.27/arch/blackfin/mach-bf538/boards/
H A Dezkit.c318 .start = SPORT1_TCR1,
/linux-4.1.27/arch/blackfin/mach-bf533/include/mach/
H A DcdefBF532.h616 #define bfin_read_SPORT1_TCR1() bfin_read16(SPORT1_TCR1)
617 #define bfin_write_SPORT1_TCR1(val) bfin_write16(SPORT1_TCR1,val)
H A DdefBF532.h146 #define SPORT1_TCR1 0xFFC00900 /* SPORT1 Transmit Configuration 1 Register */ macro
/linux-4.1.27/arch/blackfin/mach-bf548/boards/
H A Dcm_bf548.c594 .start = SPORT1_TCR1,
H A Dezkit.c737 .start = SPORT1_TCR1,
/linux-4.1.27/arch/blackfin/mach-bf518/include/mach/
H A DcdefBF512.h299 #define bfin_read_SPORT1_TCR1() bfin_read16(SPORT1_TCR1)
300 #define bfin_write_SPORT1_TCR1(val) bfin_write16(SPORT1_TCR1, val)
H A DdefBF512.h184 #define SPORT1_TCR1 0xFFC00900 /* SPORT1 Transmit Configuration 1 Register */ macro
/linux-4.1.27/arch/blackfin/mach-bf527/include/mach/
H A DcdefBF522.h316 #define bfin_read_SPORT1_TCR1() bfin_read16(SPORT1_TCR1)
317 #define bfin_write_SPORT1_TCR1(val) bfin_write16(SPORT1_TCR1, val)
H A DdefBF522.h182 #define SPORT1_TCR1 0xFFC00900 /* SPORT1 Transmit Configuration 1 Register */ macro
/linux-4.1.27/arch/blackfin/mach-bf561/include/mach/
H A DcdefBF561.h425 #define bfin_read_SPORT1_TCR1() bfin_read16(SPORT1_TCR1)
426 #define bfin_write_SPORT1_TCR1(val) bfin_write16(SPORT1_TCR1,val)
H A DdefBF561.h258 #define SPORT1_TCR1 0xFFC00900 /* SPORT1 Transmit Configuration 1 Register */ macro
/linux-4.1.27/arch/blackfin/mach-bf609/boards/
H A Dezkit.c510 .start = SPORT1_TCR1,
/linux-4.1.27/arch/blackfin/mach-bf537/include/mach/
H A DcdefBF534.h280 #define bfin_read_SPORT1_TCR1() bfin_read16(SPORT1_TCR1)
281 #define bfin_write_SPORT1_TCR1(val) bfin_write16(SPORT1_TCR1,val)
H A DdefBF534.h160 #define SPORT1_TCR1 0xFFC00900 /* SPORT1 Transmit Configuration 1 Register */ macro
/linux-4.1.27/arch/blackfin/mach-bf538/include/mach/
H A DcdefBF538.h260 #define bfin_read_SPORT1_TCR1() bfin_read16(SPORT1_TCR1)
261 #define bfin_write_SPORT1_TCR1(val) bfin_write16(SPORT1_TCR1, val)
H A DdefBF538.h151 #define SPORT1_TCR1 0xFFC00900 /* SPORT1 Transmit Configuration 1 Register */ macro
/linux-4.1.27/arch/blackfin/mach-bf548/include/mach/
H A DcdefBF54x_base.h166 #define bfin_read_SPORT1_TCR1() bfin_read16(SPORT1_TCR1)
167 #define bfin_write_SPORT1_TCR1(val) bfin_write16(SPORT1_TCR1, val)
H A DdefBF54x_base.h128 #define SPORT1_TCR1 0xffc00900 /* SPORT1 Transmit Configuration 1 Register */ macro

Completed in 1275 milliseconds