/linux-4.1.27/arch/arm/mach-davinci/ |
H A D | sleep.S | 46 * r0: contains virtual base for DDR2 controller 47 * r1: contains virtual base for DDR2 Power and Sleep controller (PSC) 48 * r2: contains PSC number for DDR2 49 * r3: contains virtual base DDR2 PLL controller 78 /* Disable DDR2 LPSC */ 150 /* Start 2x clock to DDR2 */ 158 /* Enable DDR2 LPSC */ 180 * Disables or Enables DDR2 LPSC 183 * r1: contains virtual base for DDR2 Power and Sleep controller (PSC) 184 * r2: contains PSC number for DDR2 187 /* Set next state in mdctl for DDR2 */ 207 /* Check for DDR2 clock disable completion; */
|
H A D | devices-da8xx.c | 927 pr_warn("%s: Unable to map DDR2 controller", __func__); da8xx_get_mem_ctlr() 940 /* DA8XX devices support DDR2 power down */
|
/linux-4.1.27/arch/unicore32/include/mach/ |
H A D | regs-pm.h | 65 * PM DDR2 PAD Start Reg PM_DDR2START 69 * PM DDR2 PAD Status Reg PM_DDR2CAL0
|
H A D | PKUnity.h | 48 /* AHB-0 is DDR2 SDRAM */
|
/linux-4.1.27/drivers/gpu/drm/nouveau/nvkm/subdev/fb/ |
H A D | sddr2.c | 46 /* The following are available in some, but not all DDR2 docs */ 54 /* The following are available in some, but not all DDR2 docs */
|
H A D | base.c | 118 [NV_MEM_TYPE_DDR2 ] = "DDR2", nvkm_fb_create_()
|
/linux-4.1.27/arch/powerpc/sysdev/ |
H A D | axonram.c | 6 * Axon DDR2 device driver. 7 * It registers one block device per Axon's DDR2 memory bank found on a system. 196 dev_err(&device->dev, "No DDR2 memory found for %s%d\n", axon_ram_probe() 202 dev_info(&device->dev, "Register DDR2 memory device %s%d with %luMB\n", axon_ram_probe() 356 MODULE_DESCRIPTION("Axon DDR2 RAM device driver for IBM Cell BE");
|
/linux-4.1.27/drivers/edac/ |
H A D | ppc4xx_edac.h | 6 * the IBM DDR1/DDR2 ECC controller found in the 405EX[r], 440SP, 29 * IBM 4xx DDR1/DDR2 SDRAM memory controller registers (at least those 119 #define SDRAM_MCOPT1_DDR2_TYPE PPC_REG_VAL(11, 0x1) /* DDR2 type */
|
H A D | i82975x_edac.c | 189 * DDR2 SDRAM 428 dimm->mtype = MEM_DDR2; /* I82975x supports only DDR2 */ i82975x_init_csrows() 445 * (shows 13-5-5-5 for 800-DDR2) i82975x_print_dram_timings()
|
H A D | tile_edac.c | 104 case DDR2: tile_edac_init_csrows()
|
H A D | ppc4xx_edac.c | 29 * associated with the IMB DDR2 ECC controller found in the AMCC/IBM 34 * - Support for registered- and non-registered DDR1 and DDR2 memory. 90 * - Denali DDR1/DDR2 (440EPX and 440GRX) "denali,sdram-4xx-ddr2" 1436 MODULE_DESCRIPTION("EDAC MC Driver for the PPC4xx IBM DDR2 Memory Controller");
|
H A D | edac_mc.c | 140 [MEM_DDR2] = "Unbuffered DDR2 RAM", 141 [MEM_FB_DDR2] = "Fully buffered DDR2", 142 [MEM_RDDR2] = "Registered DDR2 RAM",
|
H A D | edac_mc_sysfs.c | 106 [MEM_DDR2] = "Unbuffered-DDR2", 107 [MEM_FB_DDR2] = "FullyBuffered-DDR2", 108 [MEM_RDDR2] = "Registered-DDR2",
|
H A D | e752x_edac.c | 91 * 01=x8 10=x4 11=x8 DDR2 284 /* Rate below assumes same performance as i3100 using PC3200 DDR2 in 295 /* Fast mode: 2 GByte PC3200 DDR2 scrubbed in 33s = 63161283 bytes/s
|
H A D | ghes_edac.c | 81 [MEM_DDR2] = "DDR2",
|
H A D | i5100_edac.c | 18 * This driver is for DDR2 DIMMs, and it uses chip select to select among the
|
H A D | i5000_edac.c | 1292 /* Assume DDR2 for now */ i5000_init_csrows()
|
H A D | i5400_edac.c | 21 * This Memory Controller manages DDR2 FB-DIMMs. It has 2 branches, each with
|
/linux-4.1.27/arch/unicore32/kernel/ |
H A D | sleep.S | 78 @ DDR2 BaseAddr 99 @ prepare DDR2 refresh settings 120 @ put DDR2 into self-refresh
|
/linux-4.1.27/arch/tile/include/hv/ |
H A D | drv_mshim_intf.h | 30 uint8_t mem_type; /**< Memory type, DDR2 or DDR3. */
|
H A D | hypervisor.h | 1025 DDR2 = 1, /**< DDR2 */ enumerator in enum:__anon2872
|
/linux-4.1.27/arch/mn10300/proc-mn2ws0050/ |
H A D | proc-init.c | 130 printk(KERN_INFO "DDR2-SDRAM: %luMB x 2 @%08lx\n", size, *mem_base); get_mem_info()
|
/linux-4.1.27/drivers/hwmon/ |
H A D | abituguru3.c | 441 { "DDR2", 1, 0, 20, 1, 0 }, 442 { "DDR2 VTT", 2, 0, 10, 1, 0 }, 469 { "DDR2", 1, 0, 20, 1, 0 }, 470 { "DDR2 VTT", 2, 0, 10, 1, 0 }, 494 { "DDR2", 1, 0, 20, 1, 0 }, 495 { "DDR2 VTT", 2, 0, 10, 1, 0 }, 521 { "DDR2", 13, 0, 20, 1, 0 }, 522 { "DDR2 VTT", 14, 0, 10, 1, 0 }, 548 { "DDR2", 1, 0, 20, 1, 0 }, 549 { "DDR2 VTT", 2, 0, 10, 1, 0 }, 603 { "DDR2", 1, 0, 20, 1, 0 }, 604 { "DDR2 VTT", 2, 0, 10, 1, 0 },
|
H A D | k10temp.c | 177 * Unfortunately it is possible to run a socket AM3 CPU with DDR2 has_erratum_319()
|
/linux-4.1.27/arch/arm/mach-cns3xxx/ |
H A D | cns3xxx.h | 18 #define CNS3XXX_DDR2SDRAM_BASE 0x20000000 /* DDR2 SDRAM Memory */ 30 #define CNS3XXX_DMC_BASE 0x72000000 /* DMC Control (DDR2 SDRAM) */ 516 /* Change DDR2 frequency */
|
/linux-4.1.27/arch/blackfin/mach-bf609/include/mach/ |
H A D | anomaly.h | 31 /* DDR2 Memory Reads May Fail Intermittently */
|
H A D | cdefBF60x_base.h | 300 /* DDR2 Memory Control Registers */
|
/linux-4.1.27/drivers/bcma/ |
H A D | scan.c | 41 { BCMA_CORE_NS_DDR23, "Denali DDR2/DDR3 memory controller" }, 90 { BCMA_CORE_DDR12_MEM_CTL, "DDR1/DDR2 Memory Controller" },
|
/linux-4.1.27/arch/mips/ralink/ |
H A D | mt7620.c | 454 pr_info("Board has DDR2\n"); mt7620_dram_init() 474 pr_info("Board has DDR2\n"); mt7628_dram_init()
|
/linux-4.1.27/include/linux/ |
H A D | edac.h | 181 * @MEM_DDR2: DDR2 RAM, as described at JEDEC JESD79-2F. 184 * @MEM_FB_DDR2: Fully-Buffered DDR2, as described at JEDEC Std No. 205 188 * @MEM_RDDR2: Registered DDR2 RAM 189 * This is a variant of the DDR2 memories. 192 * created to compete with DDR2. Weren't used on any 374 * Typically used with SDR, DDR, DDR2 and DDR3 memories.
|
/linux-4.1.27/arch/powerpc/include/asm/ |
H A D | fsl_guts.h | 89 __be32 ddr2clkdr; /* 0x.0b24 - DDR2 Clock Disable Register */
|
/linux-4.1.27/arch/arm/mach-at91/ |
H A D | pm_suspend.S | 234 /* LPDDR1 --> force DDR2 mode during self-refresh */
|
/linux-4.1.27/drivers/gpu/drm/i915/ |
H A D | intel_pm.c | 205 {1, 0, 800, 400, 3382, 33382, 3983, 33983}, /* DDR2-400 SC */ 206 {1, 0, 800, 667, 3354, 33354, 3807, 33807}, /* DDR2-667 SC */ 207 {1, 0, 800, 800, 3347, 33347, 3763, 33763}, /* DDR2-800 SC */ 211 {1, 0, 667, 400, 3400, 33400, 4021, 34021}, /* DDR2-400 SC */ 212 {1, 0, 667, 667, 3372, 33372, 3845, 33845}, /* DDR2-667 SC */ 213 {1, 0, 667, 800, 3386, 33386, 3822, 33822}, /* DDR2-800 SC */ 217 {1, 0, 400, 400, 3472, 33472, 4173, 34173}, /* DDR2-400 SC */ 218 {1, 0, 400, 667, 3443, 33443, 3996, 33996}, /* DDR2-667 SC */ 219 {1, 0, 400, 800, 3430, 33430, 3946, 33946}, /* DDR2-800 SC */ 223 {0, 0, 800, 400, 3438, 33438, 4065, 34065}, /* DDR2-400 SC */ 224 {0, 0, 800, 667, 3410, 33410, 3889, 33889}, /* DDR2-667 SC */ 225 {0, 0, 800, 800, 3403, 33403, 3845, 33845}, /* DDR2-800 SC */ 229 {0, 0, 667, 400, 3456, 33456, 4103, 34106}, /* DDR2-400 SC */ 230 {0, 0, 667, 667, 3428, 33428, 3927, 33927}, /* DDR2-667 SC */ 231 {0, 0, 667, 800, 3443, 33443, 3905, 33905}, /* DDR2-800 SC */ 235 {0, 0, 400, 400, 3528, 33528, 4255, 34255}, /* DDR2-400 SC */ 236 {0, 0, 400, 667, 3500, 33500, 4079, 34079}, /* DDR2-667 SC */ 237 {0, 0, 400, 800, 3487, 33487, 4029, 34029}, /* DDR2-800 SC */
|
/linux-4.1.27/drivers/cpufreq/ |
H A D | s5pv210-cpufreq.c | 117 DDR2 = 0x4, enumerator in enum:s5pv210_mem_type
|
/linux-4.1.27/arch/cris/arch-v32/mach-a3/ |
H A D | arbiter.c | 102 { /* DDR2 arbiter */
|
/linux-4.1.27/drivers/video/fbdev/ |
H A D | smscufx.c | 493 pr_err("DDR2 initialisation timed out, reg 0x0000=0x%08x", tmp); ufx_config_ddr2() 1702 dev_dbg(dev->gdev, "configuring DDR2 controller"); ufx_usb_probe() 1704 check_warn_goto_error(retval, "error %d initialising DDR2 controller", retval); ufx_usb_probe()
|
/linux-4.1.27/drivers/gpu/drm/radeon/ |
H A D | atombios.h | 162 #define MEMTYPE_DDR2 "DDR2" 2771 UCHAR ucMemoryType; //[7:4]=1:DDR1;=2:DDR2;=3:DDR3.[3:0] is reserved 2833 UCHAR ucMemoryType; //[3:0]=1:DDR1;=2:DDR2;=3:DDR3.[7:4] is reserved 3016 UCHAR ucMemoryType; //[3:0]=1:DDR1;=2:DDR2;=3:DDR3.[7:4] is reserved 4924 ucMemoryType: [3:0]=1:DDR1;=2:DDR2;=3:DDR3.[7:4] is reserved. 5150 ucMemoryType: [3:0]=1:DDR1;=2:DDR2;=3:DDR3.[7:4] is reserved. 5349 ucMemoryType: [3:0]=1:DDR1;=2:DDR2;=3:DDR3;=5:GDDR5; [7:4] is reserved. 6398 UCHAR ucMemoryType; // [7:4]=0x1:DDR1;=0x2:DDR2;=0x3:DDR3;=0x4:DDR4;[3:0] reserved; 6425 UCHAR ucMemoryType; // [7:4]=0x1:DDR1;=0x2:DDR2;=0x3:DDR3;=0x4:DDR4;[3:0] - must not be used for now; 6557 UCHAR ucMemoryType; // [7:4]=0x1:DDR1;=0x2:DDR2;=0x3:DDR3;=0x4:DDR4;[3:0] - must not be used for now; 6603 UCHAR ucMemoryType; // [7:4]=0x1:DDR1;=0x2:DDR2;=0x3:DDR3;=0x4:DDR4; 0x5:DDR5 [3:0] - Must be 0x0 for now; 6645 UCHAR ucMemoryType; // [7:4]=0x1:DDR1;=0x2:DDR2;=0x3:DDR3;=0x4:DDR4; 0x5:DDR5 [3:0] - Must be 0x0 for now; 6676 UCHAR ucMemoryType; // [7:4]=0x1:DDR1;=0x2:DDR2;=0x3:DDR3;=0x4:DDR4; 0x5:DDR5 [3:0] - Must be 0x0 for now; 7398 #define ATOM_MEM_TYPE_DDR2_STRING "DDR2"
|
/linux-4.1.27/drivers/video/fbdev/sis/ |
H A D | sis_main.c | 4999 SiS_SetReg(SISCR, 0xb0, 0x80); /* DDR2 dual frequency mode */ sisfb_post_xgi_ddr2() 5349 * 0 == DDR1, 1 == DDR2, 2..7 == reserved? sisfb_post_xgi() 5516 SiS_SetReg(SISSR, 0x17, 0x80); /* DDR2 */ sisfb_post_xgi()
|