| /linux-4.4.14/drivers/pinctrl/samsung/ |
| D | pinctrl-samsung.c | 51 static unsigned int pin_base; variable
349 while ((pin >= b->pin_base) && in pin_to_reg_bank()
350 ((b->pin_base + b->nr_pins - 1) < pin)) in pin_to_reg_bank()
354 *offset = pin - b->pin_base; in pin_to_reg_bank()
376 pin_to_reg_bank(drvdata, grp->pins[0] - drvdata->pin_base, in samsung_pinmux_setup()
429 pin_to_reg_bank(drvdata, pin - drvdata->pin_base, ®_base, in samsung_pinconf_rw()
842 pdesc->number = pin + drvdata->pin_base; in samsung_pinctrl_register()
860 pdesc = pindesc + pin_bank->pin_base + pin; in samsung_pinctrl_register()
880 pin_bank->grange.pin_base = drvdata->pin_base in samsung_pinctrl_register()
881 + pin_bank->pin_base; in samsung_pinctrl_register()
[all …]
|
| D | pinctrl-samsung.h | 168 u32 pin_base; member
232 unsigned int pin_base; member
|
| /linux-4.4.14/drivers/pinctrl/meson/ |
| D | pinctrl-meson.c | 111 if (pin >= d->data->pin_base && in meson_get_domain_and_bank()
112 pin < d->data->pin_base + d->data->num_pins) { in meson_get_domain_and_bank()
249 meson_pmx_disable_other_groups(pc, range->pin_base + offset, -1); in meson_pmx_request_gpio()
465 pinctrl_free_gpio(domain->data->pin_base + gpio); in meson_gpio_free()
475 pin = domain->data->pin_base + gpio; in meson_gpio_direction_input()
493 pin = domain->data->pin_base + gpio; in meson_gpio_direction_output()
515 pin = domain->data->pin_base + gpio; in meson_gpio_set()
532 pin = domain->data->pin_base + gpio; in meson_gpio_get()
572 domain->chip.base = domain->data->pin_base; in meson_gpiolib_register()
586 0, domain->data->pin_base, in meson_gpiolib_register()
|
| D | pinctrl-meson.h | 110 unsigned int pin_base; member
|
| D | pinctrl-meson8b.c | 878 .pin_base = 0,
885 .pin_base = 130,
|
| D | pinctrl-meson8.c | 930 .pin_base = 0,
937 .pin_base = 120,
|
| /linux-4.4.14/drivers/pinctrl/ |
| D | pinctrl-rockchip.c | 113 u32 pin_base; member
255 while (pin >= (b->pin_base + b->nr_pins)) in pin_to_bank()
912 ret = rockchip_set_mux(bank, pins[cnt] - bank->pin_base, in rockchip_pmx_set()
921 rockchip_set_mux(bank, pins[cnt] - bank->pin_base, 0); in rockchip_pmx_set()
1032 rc = rockchip_set_pull(bank, pin - bank->pin_base, in rockchip_pinconf_set()
1047 rc = rockchip_set_pull(bank, pin - bank->pin_base, in rockchip_pinconf_set()
1054 pin - bank->pin_base, arg); in rockchip_pinconf_set()
1056 pin - bank->pin_base, false); in rockchip_pinconf_set()
1066 pin - bank->pin_base, arg); in rockchip_pinconf_set()
1091 if (rockchip_get_pull(bank, pin - bank->pin_base) != param) in rockchip_pinconf_get()
[all …]
|
| D | pinctrl-coh901.c | 601 unsigned int pin_base; member
604 #define COH901_PINRANGE(a, b) { .offset = a, .pin_base = b }
731 p->offset, p->pin_base, 1); in u300_gpio_probe()
|
| D | core.c | 302 return range->pin_base + offset; in gpio_to_pin()
505 } else if (pin >= range->pin_base && in pinctrl_find_gpio_range_from_pin()
506 pin < range->pin_base + range->npins) in pinctrl_find_gpio_range_from_pin()
1443 range->pin_base, in pinctrl_gpioranges_show()
1444 (range->pin_base + range->npins - 1)); in pinctrl_gpioranges_show()
|
| D | pinctrl-pistachio.c | 100 unsigned int pin_base; member
995 gpio_disable(gc_to_bank(range->gc), pg->pin - range->pin_base); in pistachio_pinmux_enable()
1321 .pin_base = _pin_base, \
1413 bank->pin_base, bank->npins); in pistachio_gpio_register()
|
| D | pinctrl-u300.c | 1011 (pin - range->pin_base + range->base), in u300_pin_config_get()
1028 (pin - range->pin_base + range->base), in u300_pin_config_set()
|
| D | pinctrl-st.c | 1532 range->pin_base = range->base = range->id * ST_GPIO_PINS_PER_BANK; in st_gpiolib_register_bank()
1675 k = info->banks[bank].range.pin_base; in st_pctl_probe_dt()
|
| D | pinctrl-adi2.c | 193 return pin - range->pin_base; in pin_to_offset()
|
| D | pinctrl-at91.c | 1781 range->pin_base = range->base = range->id * MAX_NB_GPIO_PER_BANK; in at91_gpio_probe()
|
| /linux-4.4.14/drivers/pinctrl/sunxi/ |
| D | pinctrl-sunxi.c | 291 unsigned pin = g->pin - pctl->desc->pin_base; in sunxi_pconf_group_set()
388 pin -= pctl->desc->pin_base; in sunxi_pmx_set()
527 unsigned pinnum = pctl->desc->pin_base + offset; in sunxi_pinctrl_gpio_to_irq()
557 pctl->irq_array[d->hwirq] - pctl->desc->pin_base); in sunxi_pinctrl_irq_request_resources()
575 pctl->irq_array[d->hwirq] - pctl->desc->pin_base); in sunxi_pinctrl_irq_release_resources()
718 pin = pctl->desc->pin_base + base + intspec[1]; in sunxi_pinctrl_irq_of_xlate()
961 pctl->desc->pin_base; in sunxi_pinctrl_init()
964 pctl->chip->base = pctl->desc->pin_base; in sunxi_pinctrl_init()
974 pin->pin.number - pctl->desc->pin_base, in sunxi_pinctrl_init()
|
| D | pinctrl-sun8i-a23-r.c | 94 .pin_base = PL_BASE,
|
| D | pinctrl-sun6i-a31-r.c | 107 .pin_base = PL_BASE,
|
| D | pinctrl-sunxi.h | 98 unsigned pin_base; member
|
| /linux-4.4.14/drivers/pinctrl/intel/ |
| D | pinctrl-intel.h | 72 unsigned pin_base; member
|
| D | pinctrl-intel.c | 107 #define pin_to_padno(c, p) ((p) - (c)->pin_base)
117 if (pin >= community->pin_base && in intel_get_community()
118 pin < community->pin_base + community->npins) in intel_get_community()
832 community->pin_base + padno); in intel_gpio_community_irq_handler()
|
| D | pinctrl-sunrisepoint.c | 34 .pin_base = (s), \
|
| D | pinctrl-broxton.c | 32 .pin_base = (s), \
|
| /linux-4.4.14/include/linux/pinctrl/ |
| D | pinctrl.h | 65 unsigned int pin_base; member
|
| /linux-4.4.14/drivers/pinctrl/mvebu/ |
| D | pinctrl-mvebu.h | 171 .pin_base = _pinbase, \
|
| /linux-4.4.14/drivers/gpio/ |
| D | gpiolib-acpi.c | 92 if (pin >= range->pin_base && in acpi_gpiochip_pin_to_gpio_offset()
93 pin < range->pin_base + range->npins) { in acpi_gpiochip_pin_to_gpio_offset()
97 return gpio_base + pin - range->pin_base; in acpi_gpiochip_pin_to_gpio_offset()
|
| D | gpiolib.c | 847 pin_range->range.pin_base = pin_offset; in gpiochip_add_pin_range()
|
| /linux-4.4.14/Documentation/ |
| D | pinctrl.txt | 304 .pin_base = 32,
313 .pin_base = 64,
327 "chip b" have different .pin_base, which means a start pin number of the
335 We can convert a gpio number to actual pin number using this "pin_base".
360 In this case the pin_base property will be ignored. If the name of a pin
|
| /linux-4.4.14/drivers/pinctrl/sirf/ |
| D | pinctrl-sirf.c | 217 muxval = muxval | (1 << (offset - range->pin_base)); in sirfsoc_pinmux_request_gpio()
|