Home
last modified time | relevance | path

Searched refs:status_bit (Results 1 – 18 of 18) sorted by relevance

/linux-4.4.14/drivers/clk/bcm/
Dclk-kona.h131 u32 status_bit; /* 0: gate is disabled; 0: gatge is enabled */ member
162 .status_bit = (_status_bit), \
174 .status_bit = (_status_bit), \
185 .status_bit = (_status_bit), \
196 .status_bit = (_status_bit), \
206 .status_bit = (_status_bit), \
Dclk-kona.c366 bit_mask = 1 << gate->status_bit; in __is_clk_gate_enabled()
437 return __ccu_wait_bit(ccu, gate->offset, gate->status_bit, enabled); in __gate_commit()
Dclk-kona-setup.c256 if (!bit_posn_valid(gate->status_bit, "gate status", clock_name)) in gate_valid()
/linux-4.4.14/drivers/clk/qcom/
Dclk-pll.h54 u8 status_bit; member
Dlcc-ipq806x.c41 .status_bit = 16,
Dgcc-ipq806x.c42 .status_bit = 16,
69 .status_bit = 16,
96 .status_bit = 16,
123 .status_bit = 16,
164 .status_bit = 16,
Dclk-pll.c204 if (val & BIT(pll->status_bit)) in wait_for_pll()
Dlcc-msm8960.c41 .status_bit = 16,
Dmmcc-msm8974.c196 .status_bit = 17,
223 .status_bit = 17,
265 .status_bit = 17,
Dgcc-msm8916.c276 .status_bit = 17,
303 .status_bit = 17,
330 .status_bit = 17,
357 .status_bit = 17,
Dgcc-msm8974.c74 .status_bit = 17,
137 .status_bit = 17,
164 .status_bit = 17,
Dmmcc-apq8084.c231 .status_bit = 17,
258 .status_bit = 17,
300 .status_bit = 17,
Dgcc-msm8960.c42 .status_bit = 16,
69 .status_bit = 16,
96 .status_bit = 16,
Dgcc-apq8084.c118 .status_bit = 17,
181 .status_bit = 17,
208 .status_bit = 17,
Dmmcc-msm8960.c123 .status_bit = 16,
139 .status_bit = 16,
Dgcc-msm8660.c42 .status_bit = 16,
/linux-4.4.14/arch/arm/mach-omap2/
Dcm2xxx.c140 static int _omap2xxx_apll_enable(u8 enable_bit, u8 status_bit) in _omap2xxx_apll_enable() argument
153 omap2xxx_cm_wait_module_ready(0, PLL_MOD, 1, status_bit); in _omap2xxx_apll_enable()
/linux-4.4.14/drivers/gpu/drm/nouveau/nvkm/subdev/therm/
Dg84.c96 uint32_t thrs_reg, u8 status_bit, in g84_therm_threshold_hyst_emulation() argument