Home
last modified time | relevance | path

Searched refs:set_rate (Results 1 – 156 of 156) sorted by relevance

/linux-4.4.14/arch/arm/mach-omap1/
Dclock_data.c116 .set_rate = &omap1_set_sossi_rate,
126 .set_rate = omap1_clk_set_rate_ckctl_arm,
140 .set_rate = omap1_clk_set_rate_ckctl_arm,
220 .set_rate = omap1_clk_set_rate_ckctl_arm,
230 .set_rate = omap1_clk_set_rate_ckctl_arm,
242 .set_rate = &omap1_clk_set_rate_dsp_domain,
272 .set_rate = omap1_clk_set_rate_ckctl_arm,
393 .set_rate = omap1_clk_set_rate_ckctl_arm,
407 .set_rate = omap1_clk_set_rate_ckctl_arm,
427 .set_rate = &omap1_set_uart_rate,
[all …]
Dclock.h151 int (*set_rate)(struct clk *, unsigned long); member
Dclock.c573 if (clk->set_rate) in omap1_clk_set_rate()
574 ret = clk->set_rate(clk, rate); in omap1_clk_set_rate()
/linux-4.4.14/arch/arm/mach-ep93xx/
Dclock.c39 int (*set_rate)(struct clk *clk, unsigned long rate); member
99 .set_rate = set_keytchclk_rate,
114 .set_rate = set_div_rate,
121 .set_rate = set_div_rate,
129 .set_rate = set_i2s_sclk_rate,
137 .set_rate = set_i2s_lrclk_rate,
471 if (clk->set_rate) in clk_set_rate()
472 return clk->set_rate(clk, rate); in clk_set_rate()
/linux-4.4.14/drivers/clk/st/
Dclk-flexgen.c157 clk_divider_ops.set_rate(pdiv_hw, parent_rate, parent_rate); in flexgen_set_rate()
158 ret = clk_divider_ops.set_rate(fdiv_hw, rate, rate * div); in flexgen_set_rate()
160 clk_divider_ops.set_rate(fdiv_hw, parent_rate, parent_rate); in flexgen_set_rate()
161 ret = clk_divider_ops.set_rate(pdiv_hw, rate, rate * div); in flexgen_set_rate()
175 .set_rate = flexgen_set_rate,
Dclkgen-mux.c189 return clk_divider_ops.set_rate(div_hw, rate, parent_rate); in clkgena_divmux_set_rate()
211 .set_rate = clkgena_divmux_set_rate,
Dclkgen-fsyn.c615 .set_rate = quadfs_pll_fs660c32_set_rate,
1018 .set_rate = quadfs_set_rate,
Dclkgen-pll.c822 .set_rate = set_rate_stm_pll3200c32,
838 .set_rate = set_rate_stm_pll4600c28,
/linux-4.4.14/arch/avr32/mach-at32ap/
Dclock.c144 if (!clk->set_rate) in clk_round_rate()
148 actual_rate = clk->set_rate(clk, rate, 0); in clk_round_rate()
163 if (!clk->set_rate) in clk_set_rate()
167 ret = clk->set_rate(clk, rate, 1); in clk_set_rate()
Dclock.h27 long (*set_rate)(struct clk *clk, unsigned long rate, member
Dat32ap700x.c320 .set_rate = pll1_set_rate,
485 .set_rate = cpu_clk_set_rate,
1457 .set_rate = genclk_set_rate,
2102 .set_rate = genclk_set_rate,
2159 .set_rate = genclk_set_rate,
2167 .set_rate = genclk_set_rate,
2175 .set_rate = genclk_set_rate,
2183 .set_rate = genclk_set_rate,
2191 .set_rate = genclk_set_rate,
/linux-4.4.14/drivers/sh/clk/
Dcpg.c197 .set_rate = sh_clk_div_set_rate,
203 .set_rate = sh_clk_div_set_rate,
330 .set_rate = sh_clk_div_set_rate,
382 .set_rate = sh_clk_div_set_rate,
462 .set_rate = fsidiv_set_rate,
Dcore.c483 if (likely(clk->ops && clk->ops->set_rate)) { in clk_set_rate()
484 ret = clk->ops->set_rate(clk, rate); in clk_set_rate()
658 if (likely(clkp->ops->set_rate)) in clks_core_resume()
659 clkp->ops->set_rate(clkp, rate); in clks_core_resume()
/linux-4.4.14/drivers/clk/mxs/
Dclk-div.c63 ret = div->ops->set_rate(&div->divider.hw, rate, parent_rate); in clk_div_set_rate()
73 .set_rate = clk_div_set_rate,
Dclk-ref.c124 .set_rate = clk_ref_set_rate,
Dclk-frac.c113 .set_rate = clk_frac_set_rate,
/linux-4.4.14/arch/mips/loongson64/lemote-2f/
Dclock.c99 if (likely(clk->ops && clk->ops->set_rate)) { in clk_set_rate()
103 ret = clk->ops->set_rate(clk, rate, 0); in clk_set_rate()
/linux-4.4.14/drivers/clk/tegra/
Dclk-periph.c79 return div_ops->set_rate(div_hw, rate, parent_rate); in clk_periph_set_rate()
118 .set_rate = clk_periph_set_rate,
137 .set_rate = clk_periph_set_rate,
Dclk-audio-sync.c53 .set_rate = clk_sync_source_set_rate,
Dclk-divider.c145 .set_rate = clk_frac_div_set_rate,
Dclk-pll.c809 .set_rate = clk_pll_set_rate,
1520 .set_rate = clk_pllxc_set_rate,
1529 .set_rate = clk_pllm_set_rate,
1538 .set_rate = clk_pllc_set_rate,
1547 .set_rate = clk_pllre_set_rate,
1817 .set_rate = clk_pllxc_set_rate,
Dclk-emc.c468 .set_rate = emc_set_rate,
Dclk-dfll.c994 .set_rate = dfll_clk_set_rate,
/linux-4.4.14/arch/sh/kernel/cpu/sh4/
Dclock-sh4-202.c84 if (clk->ops->set_rate(clk, clk->parent->rate / divisor) == 0) in shoc_clk_init()
136 .set_rate = shoc_clk_set_rate,
/linux-4.4.14/arch/blackfin/mach-bf609/
Dclock.c127 if (clk->ops && clk->ops->set_rate) in clk_set_rate()
128 ret = clk->ops->set_rate(clk, rate); in clk_set_rate()
262 .set_rate = pll_set_rate,
271 .set_rate = sys_clk_set_rate,
/linux-4.4.14/drivers/clk/ti/
Ddpll.c37 .set_rate = &omap3_noncore_dpll_set_rate,
60 .set_rate = &omap3_noncore_dpll_set_rate,
71 .set_rate = &omap3_noncore_dpll_set_rate,
88 .set_rate = &omap2_reprogram_dpllcore,
110 .set_rate = &omap3_noncore_dpll_set_rate,
122 .set_rate = &omap3_dpll4_set_rate,
Dfapll.c278 .set_rate = ti_fapll_set_rate,
487 .set_rate = ti_fapll_synth_set_rate,
Dcomposite.c54 .set_rate = &ti_composite_set_rate,
Dclk-dra7-atl.c165 .set_rate = atl_clk_set_rate,
Ddivider.c245 .set_rate = ti_clk_divider_set_rate,
/linux-4.4.14/arch/arm/mach-lpc32xx/
Dclock.h28 int (*set_rate) (struct clk *, unsigned long); member
Dclock.c519 .set_rate = local_usbpll_set_rate,
976 .set_rate = mmc_set_rate,
1059 .set_rate = clcd_set_rate,
1155 if (clk->set_rate) in clk_set_rate()
1156 ret = clk->set_rate(clk, rate); in clk_set_rate()
/linux-4.4.14/drivers/clk/mvebu/
Dclk-corediv.c200 .set_rate = clk_corediv_set_rate,
216 .set_rate = clk_corediv_set_rate,
229 .set_rate = clk_corediv_set_rate,
Dclk-cpu.c165 .set_rate = clk_cpu_set_rate,
/linux-4.4.14/drivers/clk/ux500/
Dclk-prcmu.c198 .set_rate = clk_prcmu_set_rate,
215 .set_rate = clk_prcmu_set_rate,
242 .set_rate = clk_prcmu_set_rate,
/linux-4.4.14/drivers/clk/qcom/
Dclk-rcg2.c298 .set_rate = clk_rcg2_set_rate,
378 .set_rate = clk_rcg2_shared_set_rate,
503 .set_rate = clk_edp_pixel_set_rate,
561 .set_rate = clk_byte_set_rate,
631 .set_rate = clk_byte2_set_rate,
721 .set_rate = clk_pixel_set_rate,
Dclk-rcg.c821 .set_rate = clk_rcg_set_rate,
832 .set_rate = clk_rcg_bypass_set_rate,
843 .set_rate = clk_rcg_bypass2_set_rate,
855 .set_rate = clk_rcg_pixel_set_rate,
867 .set_rate = clk_rcg_esc_set_rate,
879 .set_rate = clk_rcg_lcc_set_rate,
891 .set_rate = clk_dyn_rcg_set_rate,
Dclk-regmap-divider.c67 .set_rate = div_set_rate,
Dclk-pll.c188 .set_rate = clk_pll_set_rate,
365 .set_rate = clk_pll_sr2_set_rate,
/linux-4.4.14/drivers/clk/imx/
Dclk-pllv3.c144 .set_rate = clk_pllv3_set_rate,
198 .set_rate = clk_pllv3_sys_set_rate,
270 .set_rate = clk_pllv3_av_set_rate,
Dclk-busy.c68 ret = busy->div_ops->set_rate(&busy->div.hw, rate, parent_rate); in clk_busy_divider_set_rate()
78 .set_rate = clk_busy_divider_set_rate,
Dclk-cpu.c75 .set_rate = clk_cpu_set_rate,
Dclk-fixup-div.c92 .set_rate = clk_fixup_div_set_rate,
Dclk-pfd.c126 .set_rate = clk_pfd_set_rate,
Dclk-pllv2.c234 .set_rate = clk_pllv2_set_rate,
/linux-4.4.14/drivers/clk/
Dclk-composite.c153 return rate_ops->set_rate(rate_hw, rate, parent_rate); in clk_composite_set_rate()
242 if (rate_ops->set_rate) { in clk_register_composite()
244 clk_composite_ops->set_rate = in clk_register_composite()
Dclk-scpi.c70 .set_rate = scpi_clk_set_rate,
140 .set_rate = scpi_dvfs_set_rate,
Dclk-fixed-factor.c68 .set_rate = clk_factor_set_rate,
Dclk-highbank.c202 .set_rate = clk_pll_set_rate,
272 .set_rate = clk_periclk_set_rate,
Dclk-mb86s7x.c175 .set_rate = crg_port_set_rate,
327 .set_rate = clc_set_rate,
Dclk-multiplier.c128 .set_rate = clk_multiplier_set_rate,
Dclk-vt8500.c215 .set_rate = vt8500_dclk_set_rate,
224 .set_rate = vt8500_dclk_set_rate,
646 .set_rate = vtwm_pll_set_rate,
Dclk-cdce706.c260 .set_rate = cdce706_pll_set_rate,
384 .set_rate = cdce706_divider_set_rate,
449 .set_rate = cdce706_clkout_set_rate,
Dclk-cdce925.c264 .set_rate = cdce925_pll_set_rate,
429 .set_rate = cdce925_clk_set_rate,
476 .set_rate = cdce925_clk_y1_set_rate,
Dclk-fractional-divider.c117 .set_rate = clk_fd_set_rate,
Dclk-u300.c689 .set_rate = syscon_clk_set_rate,
1111 .set_rate = mclk_clk_set_rate,
Dclk-si5351.c340 .set_rate = si5351_vxco_set_rate,
536 .set_rate = si5351_pll_set_rate,
792 .set_rate = si5351_msynth_set_rate,
1109 .set_rate = si5351_clkout_set_rate,
Dclk-stm32f4.c201 .set_rate = clk_apb_mul_set_rate,
Dclk-si514.c266 .set_rate = si514_set_rate,
Dclk-wm831x.c227 .set_rate = wm831x_fll_set_rate,
Dclk.c1465 if (!skip_set_rate && core->ops->set_rate) in clk_change_rate()
1466 core->ops->set_rate(core->hw, core->new_rate, best_parent_rate); in clk_change_rate()
2319 if (core->ops->set_rate && in __clk_init()
2336 !(core->ops->set_parent && core->ops->set_rate)) { in __clk_init()
2646 .set_rate = clk_nodrv_set_rate,
Dclk-si570.c372 .set_rate = si570_set_rate,
Dclk-axi-clkgen.c466 .set_rate = axi_clkgen_set_rate,
Dclk-divider.c421 .set_rate = clk_divider_set_rate,
Dclk-xgene.c394 .set_rate = xgene_clk_set_rate,
/linux-4.4.14/arch/blackfin/mach-common/
Dclock.h9 int (*set_rate)(struct clk *clk, unsigned long rate); member
/linux-4.4.14/sound/usb/6fire/
Dcontrol.h35 int (*set_rate)(struct control_runtime *rt, int rate); member
Dcontrol.c567 rt->set_rate = usb6fire_control_set_rate; in usb6fire_control_init()
Dpcm.c88 ret = ctrl_rt->set_rate(ctrl_rt, rt->rate); in usb6fire_pcm_set_rate()
/linux-4.4.14/arch/mips/include/asm/
Dclock.h16 int (*set_rate) (struct clk *clk, unsigned long rate, int algo_id); member
/linux-4.4.14/drivers/clk/samsung/
Dclk-pll.c225 .set_rate = samsung_pll35xx_set_rate,
336 .set_rate = samsung_pll36xx_set_rate,
473 .set_rate = samsung_pll45xx_set_rate,
632 .set_rate = samsung_pll46xx_set_rate,
861 .set_rate = samsung_s3c2410_pll_set_rate,
869 .set_rate = samsung_s3c2410_pll_set_rate,
877 .set_rate = samsung_s3c2410_pll_set_rate,
1058 .set_rate = samsung_pll2550xx_set_rate,
1152 .set_rate = samsung_pll2650xx_set_rate,
/linux-4.4.14/drivers/staging/clocking-wizard/
DTODO4 - support for set_rate() operations (may benefit from Stephen Boyd's
/linux-4.4.14/arch/blackfin/include/asm/
Dclocks.h56 int (*set_rate)(struct clk *clk, unsigned long rate); member
/linux-4.4.14/include/media/
Dv4l2-clk.h42 int (*set_rate)(struct v4l2_clk *clk, unsigned long); member
/linux-4.4.14/drivers/clk/at91/
Dclk-usb.c160 .set_rate = at91sam9x5_clk_usb_set_rate,
196 .set_rate = at91sam9x5_clk_usb_set_rate,
340 .set_rate = at91rm9200_clk_usb_set_rate,
Dclk-h32mx.c92 .set_rate = clk_sama5d4_h32mx_set_rate,
Dclk-plldiv.c79 .set_rate = clk_plldiv_set_rate,
Dclk-smd.c113 .set_rate = at91sam9x5_clk_smd_set_rate,
Dclk-programmable.c172 .set_rate = clk_programmable_set_rate,
Dclk-generated.c203 .set_rate = clk_generated_set_rate,
Dclk-peripheral.c317 .set_rate = clk_sam9x5_peripheral_set_rate,
Dclk-pll.c307 .set_rate = clk_pll_set_rate,
/linux-4.4.14/Documentation/
Dclk.txt28 clk_ops, such as .enable or .set_rate, implies the hardware-specific
78 int (*set_rate)(struct clk_hw *hw,
209 .set_rate | | y | | | |
265 can for instance cause a .set_rate operation of one clock being called from
266 within the .set_rate operation of another clock. This case must be considered
/linux-4.4.14/drivers/media/v4l2-core/
Dv4l2-clk.c208 if (!clk->ops->set_rate) in v4l2_clk_set_rate()
211 ret = clk->ops->set_rate(clk, rate); in v4l2_clk_set_rate()
/linux-4.4.14/arch/arm/mach-davinci/
Dclock.h104 int (*set_rate) (struct clk *clk, unsigned long rate); member
Dda850.c63 .set_rate = davinci_simple_set_rate,
71 .set_rate = da850_set_pll0rate,
99 .set_rate = davinci_set_sysclk_rate,
285 .set_rate = da850_set_armrate,
Dclock.c169 if (clk->set_rate) in clk_set_rate()
170 ret = clk->set_rate(clk, rate); in clk_set_rate()
Ddm646x.c67 .set_rate = davinci_simple_set_rate,
/linux-4.4.14/arch/c6x/include/asm/
Dclock.h95 int (*set_rate) (struct clk *clk, unsigned long rate); member
/linux-4.4.14/drivers/clk/zte/
Dclk.c139 .set_rate = zx_pll_set_rate,
277 .set_rate = zx_audio_set_rate,
/linux-4.4.14/drivers/clk/versatile/
Dclk-vexpress-osc.c67 .set_rate = vexpress_osc_set_rate,
Dclk-icst.c122 .set_rate = icst_set_rate,
/linux-4.4.14/drivers/clk/spear/
Dclk-vco-pll.c171 .set_rate = clk_pll_set_rate,
272 .set_rate = clk_vco_set_rate,
Dclk-frac-synth.c122 .set_rate = clk_frac_set_rate,
Dclk-gpt-synth.c111 .set_rate = clk_gpt_set_rate,
Dclk-aux-synth.c134 .set_rate = clk_aux_set_rate,
/linux-4.4.14/drivers/clk/sirf/
Dclk-common.c190 .set_rate = pll_clk_set_rate,
441 .set_rate = dmn_clk_set_rate,
494 .set_rate = cpu_clk_set_rate,
518 .set_rate = dmn_clk_set_rate,
Dclk-atlas7.c587 .set_rate = dto_clk_set_rate,
/linux-4.4.14/arch/c6x/platforms/
Dpll.c117 if (clk->set_rate) in clk_set_rate()
118 ret = clk->set_rate(clk, rate); in clk_set_rate()
/linux-4.4.14/drivers/gpu/drm/msm/mdp/mdp4/
Dmdp4_lvds_pll.c133 .set_rate = mpd4_lvds_pll_set_rate,
/linux-4.4.14/drivers/clk/h8300/
Dclk-h8s2678.c81 .set_rate = pll_set_rate,
/linux-4.4.14/arch/arm/mach-omap2/
Dclkt2xxx_virt_prcm_set.c218 .set_rate = &omap2_select_table_rate,
/linux-4.4.14/arch/mips/alchemy/common/
Dclock.c228 .set_rate = alchemy_clk_aux_setr,
581 .set_rate = alchemy_clk_fgv1_setr,
722 .set_rate = alchemy_clk_fgv2_setr,
930 .set_rate = alchemy_clk_csrc_setr,
/linux-4.4.14/drivers/net/ethernet/renesas/
Dsh_eth.c496 .set_rate = sh_eth_set_rate_r8a777x,
519 .set_rate = sh_eth_set_rate_r8a777x,
561 .set_rate = sh_eth_set_rate_sh7724,
601 .set_rate = sh_eth_set_rate_sh7757,
671 .set_rate = sh_eth_set_rate_giga,
730 .set_rate = sh_eth_set_rate_gether,
759 .set_rate = sh_eth_set_rate_gether,
798 .set_rate = sh_eth_set_rate_gether,
1352 if (mdp->cd->set_rate) in sh_eth_dev_init()
1353 mdp->cd->set_rate(ndev); in sh_eth_dev_init()
[all …]
Dsh_eth.h459 void (*set_rate)(struct net_device *ndev); member
/linux-4.4.14/drivers/clk/hisilicon/
Dclkdivider-hi6220.c99 .set_rate = hi6220_clkdiv_set_rate,
Dclk-hi6220-stub.c194 .set_rate = hi6220_stub_clk_set_rate,
Dclk-hi3620.c421 .set_rate = mmc_clk_set_rate,
/linux-4.4.14/sound/soc/sh/
Dfsi.c244 int (*set_rate)(struct device *dev, member
737 int (*set_rate)(struct device *dev, in fsi_clk_init()
748 clock->set_rate = set_rate; in fsi_clk_init()
804 return fsi->clock.set_rate && in fsi_clk_is_valid()
818 ret = clock->set_rate(dev, fsi); in fsi_clk_enable()
/linux-4.4.14/drivers/clk/sunxi/
Dclk-sun6i-ar100.c172 .set_rate = ar100_set_rate,
Dclk-factors.c159 .set_rate = clk_factors_set_rate,
Dclk-sunxi.c189 .set_rate = sun6i_ahb1_clk_set_rate,
/linux-4.4.14/drivers/clk/pistachio/
Dclk-pll.c307 .set_rate = pll_gf40lp_frac_set_rate,
439 .set_rate = pll_gf40lp_laint_set_rate,
/linux-4.4.14/include/linux/
Dsh_clk.h28 int (*set_rate)(struct clk *clk, unsigned long rate); member
Dclk-provider.h205 int (*set_rate)(struct clk_hw *hw, unsigned long rate, member
/linux-4.4.14/drivers/clk/mmp/
Dclk-frac.c155 .set_rate = clk_factor_set_rate,
Dclk-mix.c433 .set_rate = mmp_clk_set_rate,
/linux-4.4.14/drivers/input/mouse/
Dpsmouse.h73 void (*set_rate)(struct psmouse *psmouse, unsigned int rate); member
Dfocaltech.c449 psmouse->set_rate = focaltech_set_rate; in focaltech_init()
Dpsmouse-base.c728 psmouse->set_rate = psmouse_set_rate; in psmouse_apply_defaults()
1216 psmouse->set_rate(psmouse, psmouse->rate); in psmouse_initialize()
1875 psmouse->set_rate(psmouse, value); in psmouse_attr_set_rate()
Delantech.c1686 etd->original_set_rate = psmouse->set_rate; in elantech_init()
1687 psmouse->set_rate = elantech_set_rate_restore_reg_07; in elantech_init()
Dcypress_ps2.c693 psmouse->set_rate = cypress_set_rate; in cypress_init()
Dsynaptics.c1516 psmouse->set_rate = synaptics_set_rate; in __synaptics_init()
/linux-4.4.14/drivers/clk/meson/
Dclk-cpu.c182 .set_rate = meson_clk_cpu_set_rate,
Dclk-pll.c179 .set_rate = meson_clk_pll_set_rate,
/linux-4.4.14/sound/firewire/oxfw/
Doxfw-stream.c42 static int set_rate(struct snd_oxfw *oxfw, unsigned int rate) in set_rate() function
89 return set_rate(oxfw, rate); in set_stream_format()
/linux-4.4.14/drivers/clk/shmobile/
Dclk-div6.c172 .set_rate = cpg_div6_clock_set_rate,
Dclk-rcar-gen2.c135 .set_rate = cpg_z_clk_set_rate,
/linux-4.4.14/sound/pci/ice1712/
Dmaya44.c601 static void set_rate(struct snd_ice1712 *ice, unsigned int rate) in set_rate() function
712 ice->gpio.set_pro_rate = set_rate; in maya44_init()
Dice1712.h386 void (*set_rate)(struct snd_ice1712 *ice, unsigned int rate); member
Djuli.c648 ice->set_rate = juli_set_rate; in juli_init()
Dice1724.c689 ice->set_rate(ice, rate); in snd_vt1724_set_pro_rate()
2684 if (!ice->set_rate) in snd_vt1724_probe()
2685 ice->set_rate = stdclock_set_rate; in snd_vt1724_probe()
Dquartet.c1015 ice->set_rate = qtet_set_rate; in qtet_init()
/linux-4.4.14/drivers/tty/serial/
Dsirfsoc_uart.c634 sirfsoc_usp_calc_sample_div(unsigned long set_rate, in sirfsoc_usp_calc_sample_div() argument
645 (ioclk_rate + (set_rate * sample_div) / 2) in sirfsoc_usp_calc_sample_div()
646 / (set_rate * sample_div) * set_rate * sample_div; in sirfsoc_usp_calc_sample_div()
651 (set_rate * sample_div) + 1) / 2 - 1; in sirfsoc_usp_calc_sample_div()
/linux-4.4.14/drivers/clk/bcm/
Dclk-bcm2835.c1028 .set_rate = bcm2835_pll_set_rate,
1135 .set_rate = bcm2835_pll_divider_set_rate,
1303 .set_rate = bcm2835_clock_set_rate,
1319 .set_rate = bcm2835_clock_set_rate,
Dclk-iproc-asiu.c182 .set_rate = iproc_asiu_clk_set_rate,
Dclk-iproc-pll.c453 .set_rate = iproc_pll_set_rate,
568 .set_rate = iproc_clk_set_rate,
Dclk-kona.c1189 .set_rate = kona_peri_clk_set_rate,
/linux-4.4.14/Documentation/trace/
Devents-power.txt55 clock rate for set_rate.
/linux-4.4.14/drivers/clk/ingenic/
Dcgu.c228 .set_rate = ingenic_pll_set_rate,
491 .set_rate = ingenic_clk_set_rate,
Djz4780-cgu.c212 .set_rate = jz4780_otg_phy_set_rate,
/linux-4.4.14/drivers/gpu/drm/msm/hdmi/
Dhdmi_phy_8960.c404 .set_rate = hdmi_pll_set_rate,
/linux-4.4.14/drivers/clk/mediatek/
Dclk-pll.c279 .set_rate = mtk_pll_set_rate,
/linux-4.4.14/drivers/clk/rockchip/
Dclk-pll.c332 .set_rate = rockchip_rk3066_pll_set_rate,
/linux-4.4.14/arch/arm/mach-vexpress/
Dspc.c529 .set_rate = spc_set_rate,
/linux-4.4.14/sound/spi/
Dat73c213.c182 goto set_rate; in snd_at73c213_set_bitrate()
190 set_rate: in snd_at73c213_set_bitrate()
/linux-4.4.14/drivers/rtc/
Drtc-hym8563.c398 .set_rate = hym8563_clkout_set_rate,
Drtc-pcf8563.c518 .set_rate = pcf8563_clkout_set_rate,
/linux-4.4.14/drivers/tty/
Dsynclink_gt.c477 static void set_rate(struct slgt_info *info, u32 data_rate);
3946 set_rate(info, info->params.clock_speed); in enable_loopback()
3948 set_rate(info, 3686400); in enable_loopback()
3955 static void set_rate(struct slgt_info *info, u32 rate) in set_rate() function
4255 set_rate(info, info->params.data_rate * 8); in async_mode()
4258 set_rate(info, info->params.data_rate * 16); in async_mode()
4456 set_rate(info, info->params.clock_speed * 16); in sync_mode()
4459 set_rate(info, info->params.clock_speed); in sync_mode()
Dsynclinkmp.c591 static void set_rate(SLMP_INFO *info, u32 data_rate);
4060 set_rate(info, info->params.clock_speed); in enable_loopback()
4062 set_rate(info, 3686400); in enable_loopback()
4070 static void set_rate( SLMP_INFO *info, u32 data_rate ) in set_rate() function
4510 set_rate( info, info->params.data_rate * 16 ); in async_mode()
4623 set_rate(info, info->params.clock_speed * DpllDivisor); in hdlc_mode()
4625 set_rate(info, info->params.clock_speed); in hdlc_mode()
4709 set_rate(info, info->params.clock_speed); in hdlc_mode()
/linux-4.4.14/drivers/gpu/drm/msm/dsi/pll/
Ddsi_pll_28nm.c311 .set_rate = dsi_pll_28nm_clk_set_rate,
/linux-4.4.14/drivers/gpu/drm/imx/
Dimx-tve.c468 .set_rate = clk_tve_di_set_rate,
/linux-4.4.14/drivers/clk/nxp/
Dclk-lpc18xx-cgu.c450 .set_rate = lpc18xx_pll0_set_rate,
/linux-4.4.14/drivers/staging/rtl8712/
Drtl871x_ioctl_linux.c1341 goto set_rate; in r8711_wx_set_rate()
1385 set_rate: in r8711_wx_set_rate()
/linux-4.4.14/drivers/staging/rtl8188eu/os_dep/
Dioctl_linux.c1436 goto set_rate; in rtw_wx_set_rate()
1482 set_rate: in rtw_wx_set_rate()
/linux-4.4.14/drivers/media/platform/omap3isp/
Disp.c280 .set_rate = isp_xclk_set_rate,