Searched refs:flushed (Results 1 - 200 of 536) sorted by relevance

123

/linux-4.4.14/arch/mn10300/mm/
H A Dcache-smp-flush.c32 * @start: The address of the page of memory to be flushed.
51 * @start: The start address of the region to be flushed.
52 * @end: The end address of the region to be flushed.
69 * @start: The start address of the region to be flushed.
70 * @size: The size of the region to be flushed.
103 * @start: The address of the page of memory to be flushed and invalidated.
123 * @start: The start address of the region to be flushed and invalidated.
124 * @end: The end address of the region to be flushed and invalidated.
142 * @start: The start address of the region to be flushed and invalidated.
143 * @size: The size of the region to be flushed and invalidated.
H A Dcache-flush-icache.c20 * @page: The page to be flushed.
H A Dcache-inv-icache.c26 * not flushed as the cache must be in write-through mode to get here.
H A Dpgtable.c59 * (PGE mappings get flushed as well) set_pmd_pfn()
/linux-4.4.14/arch/x86/um/asm/
H A Dprocessor_32.h17 unsigned flushed:1; member in struct:uml_tls_struct
30 { .present = 0, .flushed = 0 } }, \
/linux-4.4.14/arch/ia64/sn/kernel/sn2/
H A Dcache.c20 * @flush_addr to @flush_addr + @bytes are flushed
35 * were actually flushed, so we call it again to make sn_flush_all_caches()
/linux-4.4.14/arch/x86/um/
H A Dtls_32.c102 * Actually, now if it wasn't flushed it gets cleared and load_TLS()
103 * flushed to the host, which will clear it. load_TLS()
106 if (!curr->flushed) { load_TLS()
115 if (!(flags & O_FORCE) && curr->flushed) load_TLS()
122 curr->flushed = 1; load_TLS()
130 * present desc's, only if they haven't been flushed.
145 if (curr->flushed) needs_TLS_update()
154 * On a newly forked process, the TLS descriptors haven't yet been flushed. So
167 * will remain as flushed as it was. clear_flushed_tls()
172 curr->flushed = 0; clear_flushed_tls()
204 int idx, int flushed) set_tls_entry()
213 t->arch.tls_array[idx - GDT_ENTRY_TLS_MIN].flushed = flushed; set_tls_entry()
259 * flushed. This could be triggered if load_TLS() failed. get_tls_entry()
262 !t->arch.tls_array[idx - GDT_ENTRY_TLS_MIN].flushed)) { get_tls_entry()
264 "without flushed TLS.", current->pid); get_tls_entry()
203 set_tls_entry(struct task_struct* task, struct user_desc *info, int idx, int flushed) set_tls_entry() argument
/linux-4.4.14/fs/xfs/
H A Dxfs_inode_item.h34 unsigned short ili_logged; /* flushed logged data */
35 unsigned int ili_last_fields; /* fields when flushed */
H A Dxfs_discard.c62 * volatile disk cache is flushed. xfs_trim_extents()
H A Dxfs_trans_ail.c397 * flushed. The typical reason for that is that an xfsaild_push()
402 * of items are already beeing flushed, but we need to xfsaild_push()
404 * AIL is beeing flushed. xfsaild_push()
437 * them or they are already being flushed, we back off and xfsaild_push()
H A Dxfs_dquot_item.c325 * stuck waiting for the log to be flushed to disk.
H A Dxfs_icache.c719 * already being flushed, and once done schedules a future pass.
826 * see if the inode already is being flushed or in reclaim to avoid xfs_reclaim_inode_grab()
874 * been flushed delwri has had the flush completed by the time we check that
877 * Note that because the inode is flushed delayed write by AIL pushing, the
/linux-4.4.14/mm/
H A Dpercpu-vm.c115 * @chunk: chunk the regions to be flushed belongs to
116 * @page_start: page index of the first page to be flushed
117 * @page_end: page index of the last page to be flushed + 1
172 * @chunk: pcpu_chunk the regions to be flushed belong to
173 * @page_start: page index of the first page to be flushed
174 * @page_end: page index of the last page to be flushed + 1
243 * @chunk: pcpu_chunk the regions to be flushed belong to
244 * @page_start: page index of the first page to be flushed
245 * @page_end: page index of the last page to be flushed + 1
H A Dinternal.h205 unsigned long last_migrated_pfn;/* Not yet flushed page being freed */
H A Drmap.c593 * All TLB entries are flushed on the assumption that it is percpu_flush_tlb_batch_pages()
605 * important if a PTE was dirty when it was unmapped that it's flushed
607 * it must be flushed before freeing to prevent data leakage.
671 /* If remote CPUs need to be flushed then defer batch the flush */ should_defer_flush()
/linux-4.4.14/include/asm-generic/
H A Dcacheflush.h8 * The cache doesn't need to be flushed when TLB entries change when
/linux-4.4.14/arch/sparc/include/asm/
H A Dmmu_context_32.h19 * all the page tables have been flushed. Our job is to destroy
H A Dcacheflush_32.h50 * the windows of the current process are flushed onto its stack. This
H A Dspitfire.h87 /* The instruction cache lines are flushed with this, but note that
89 * get flushed but stale instructions to still be in the pipeline,
/linux-4.4.14/arch/cris/include/asm/
H A Dcacheflush.h7 /* The cache doesn't need to be flushed when TLB entries change because
/linux-4.4.14/drivers/gpu/drm/msm/mdp/mdp5/
H A Dmdp5_ctl.h55 * CTL registers need to be flushed after calling this function
65 * These masks are used to specify which block(s) need to be flushed
H A Dmdp5_ctl.c58 /* when do CTL registers need to be flushed? (mask of trigger bits) */
66 struct mdp5_ctl *pair; /* Paired CTL to be flushed together */
280 * CTL registers need to be flushed after calling this function
489 * CTL registers need to be flushed in some circumstances; if that is the
493 * Return H/W flushed bit mask.
/linux-4.4.14/arch/powerpc/platforms/powernv/
H A Dopal-kmsg.c50 * the console can still be flushed by calling the polling force_opal_console_flush()
52 * how much output still needs to be flushed, but we can be force_opal_console_flush()
/linux-4.4.14/arch/um/include/asm/
H A Dfixmap.h25 * TLB entries of such buffers will not be flushed across
/linux-4.4.14/arch/x86/kernel/
H A Damd_nb.c246 int flushed, i; amd_flush_garts() local
258 flushed = 0; amd_flush_garts()
262 flushed++; amd_flush_garts()
276 if (!flushed) amd_flush_garts()
H A Damd_gart_64.c57 * flushed for every mapping. Problem is that doing the lazy flush seems
831 * Now all caches are flushed and we can safely enable gart_iommu_init()
H A Dparavirt.c200 * Global pages have to be flushed a bit differently. Not a real
/linux-4.4.14/arch/x86/xen/
H A Dmulticalls.h53 /* Set up a callback to be called when the current batch is flushed */
H A Dmulticalls.c16 * Multicalls are flushed whenever any of the buffers get full, or
/linux-4.4.14/arch/powerpc/include/asm/
H A Dfixmap.h42 * TLB entries of such buffers will not be flushed across
H A Duninorth.h62 * must be flushed to memory (or maybe just make the GART space non
/linux-4.4.14/arch/mips/dec/
H A Dwbflush.c84 * I/O ASIC systems use a standard writeback buffer that gets flushed
/linux-4.4.14/arch/metag/include/asm/
H A Dfixmap.h37 * TLB entries of such buffers will not be flushed across
H A Dbarrier.h25 * To ensure the write queues are flushed we do 4 writes to a system event
H A Dcacheflush.h19 * normally accessed via the linear address range supplied. The region flushed
22 * state will be flushed rather than a limited range.
179 * flushed the cache line. l2c_fence_flush()
/linux-4.4.14/arch/microblaze/include/asm/
H A Dfixmap.h46 * TLB entries of such buffers will not be flushed across
H A Dcacheflush.h27 * never needs to be flushed. The only flushing operations that are
/linux-4.4.14/arch/frv/mm/
H A Dcache-page.c47 * - so we temporarily attach the page to a bit of virtual space so that is can be flushed
/linux-4.4.14/arch/ia64/include/asm/sn/
H A Dmspec.h47 * cached cache-line is modified, when that line is flushed, it will
H A Dio.h51 * Bridge is flushed.
135 * Bridge is flushed.
/linux-4.4.14/arch/avr32/boot/u-boot/
H A Dhead.S16 * have just been flushed. We get two parameters from u-boot:
/linux-4.4.14/drivers/infiniband/hw/cxgb4/
H A Dcq.c202 int flushed = 0; c4iw_flush_rq() local
210 flushed++; c4iw_flush_rq()
212 return flushed; c4iw_flush_rq()
238 int flushed = 0; c4iw_flush_sq() local
251 BUG_ON(swsqe->flushed); c4iw_flush_sq()
252 swsqe->flushed = 1; c4iw_flush_sq()
258 flushed++; c4iw_flush_sq()
262 wq->sq.flush_cidx += flushed; c4iw_flush_sq()
265 return flushed; c4iw_flush_sq()
285 BUG_ON(swsqe->flushed); flush_completed_wrs()
295 swsqe->flushed = 1; flush_completed_wrs()
460 * cqe_flushed: 1 iff the CQE is flushed.
496 * skip hw cqe's if the wq is flushed. poll_cq()
498 if (wq->flushed && !SW_CQE(hw_cqe)) { poll_cq()
H A Dt4.h269 int flushed; member in struct:t4_swsqe
341 int flushed; member in struct:t4_wq
654 /* Ensure CQE is flushed to memory */ t4_next_hw_cqe()
/linux-4.4.14/drivers/gpu/drm/savage/
H A Dsavage_bci.c309 dev_priv->dma_pages[i].flushed = 0; savage_dma_init()
328 dev_priv->dma_pages[i].flushed = 0; savage_dma_reset()
390 dev_priv->dma_pages[i].flushed = 0; savage_dma_alloc()
428 dev_priv->dma_pages[cur].used == dev_priv->dma_pages[cur].flushed) savage_dma_flush()
436 DRM_DEBUG("first=%u, cur=%u, first->flushed=%u, cur->used=%u, " savage_dma_flush()
438 first, cur, dev_priv->dma_pages[first].flushed, savage_dma_flush()
457 dev_priv->dma_pages[first].flushed) * 4; savage_dma_flush()
459 dev_priv->dma_pages[cur].used - dev_priv->dma_pages[first].flushed; savage_dma_flush()
478 dev_priv->dma_pages[i].flushed = 0; savage_dma_flush()
484 dev_priv->dma_pages[cur].flushed = 0; savage_dma_flush()
492 dev_priv->dma_pages[cur].flushed = dev_priv->dma_pages[i].used; savage_dma_flush()
496 DRM_DEBUG("first=cur=%u, cur->used=%u, cur->flushed=%u\n", cur, savage_dma_flush()
498 dev_priv->dma_pages[cur].flushed); savage_dma_flush()
H A Dsavage_drv.h68 unsigned int used, flushed; member in struct:drm_savage_dma_page
/linux-4.4.14/kernel/
H A Dirq_work.c68 /* All work should have been flushed before going offline */ irq_work_queue_on()
123 /* All work should have been flushed before going offline */ irq_work_needs_cpu()
H A Dlatencytop.c28 * full, no new causes are tracked until the buffer is flushed by writing to
H A Dasync.c247 * async_synchronize_{cookie|full}_domain() are not flushed since callers
/linux-4.4.14/arch/ia64/include/asm/
H A Dmmu_context.h41 unsigned long *flushmap;/* pending rid to be flushed */
56 * When the context counter wraps around all TLBs need to be flushed because
H A Dtlb.h205 * must be delayed until after the TLB has been flushed (see comments at the beginning of
/linux-4.4.14/arch/tile/include/asm/
H A Dfixmap.h43 * TLB entries of such buffers will not be flushed across
H A Dcacheflush.h143 * until the memory controller holds the flushed values. If "hfh" is
H A Dsmp.h108 /* Which cpus can have their cache flushed by hv_flush_remote(). */
H A Dtlbflush.h81 * Global pages have to be flushed a bit differently. Not a real
/linux-4.4.14/arch/unicore32/mm/
H A Dflush.c81 * cache lines, and therefore never needs to be flushed. flush_dcache_page()
H A Dmmu.c500 * cache lines, and therefore never needs to be flushed. update_mmu_cache()
/linux-4.4.14/arch/x86/mm/
H A Dpgtable_32.c57 * (PGE mappings get flushed as well) set_pte_vaddr()
H A Dtlb.c98 * 1) Flush the tlb entries if the cpu uses the mm that's being flushed.
H A Dpgtable.c489 * clearing the accessed bit, it will eventually be flushed by ptep_clear_flush_young()
491 * event of it not getting flushed for a long time the delay ptep_clear_flush_young()
/linux-4.4.14/arch/xtensa/mm/
H A Dmmu.c79 * fields, the corresponding TLB must be flushed. init_mmu()
/linux-4.4.14/arch/cris/arch-v10/mm/
H A Dfault.c80 * do_page_fault may have flushed the TLB so we have to restore handle_mmu_bus_fault()
H A Dtlb.c58 D(printk("tlb: flushed all\n")); flush_tlb_all()
/linux-4.4.14/arch/mips/include/asm/
H A Dfixmap.h38 * TLB entries of such buffers will not be flushed across
H A Dwar.h166 * Fill buffers not flushed on CACHE instructions
H A Dstackframe.h160 * The RPS isn't automatically flushed when exceptions are
/linux-4.4.14/arch/score/include/asm/
H A Dfixmap.h33 * TLB entries of such buffers will not be flushed across
/linux-4.4.14/arch/arm/kernel/
H A Dsmp_scu.c81 * flushed. Interrupts must also have been disabled.
/linux-4.4.14/include/linux/
H A Djournal-head.h93 * Doubly-linked list of buffers still remaining to be flushed
H A Dinet_lro.h40 unsigned long flushed; member in struct:net_lro_stats
H A Dkthread.h60 * can be queued and flushed using queue/flush_kthread_work()
H A Dfsnotify_backend.h202 * These are flushed when an inode is evicted from core and may be flushed
H A Dzlib.h248 flushed to the output buffer and the output is aligned on a byte boundary, so
254 If flush is set to Z_FULL_FLUSH, all output is flushed as with
266 pending output is flushed and deflate returns with Z_STREAM_END if there
391 output is flushed; avail_out must be large enough to hold all the
H A Dipmi_smi.h125 interface should make sure that all messages are flushed
H A Djbd2.h521 * flushed to home for finished transactions.
599 * Doubly-linked circular list of all buffers still to be flushed before
1109 #define JBD2_FLUSHED 0x008 /* The journal superblock has been flushed */
/linux-4.4.14/tools/testing/selftests/powerpc/
H A Dharness.c32 /* Make sure output is flushed before forking */ run_test()
/linux-4.4.14/drivers/scsi/
H A Dsun3_scsi.h82 #define CSR_FIFO_EMPTY 0x400 /* fifo flushed? */
/linux-4.4.14/drivers/md/persistent-data/
H A Ddm-block-manager.h103 * this function. All dirty blocks are guaranteed to be written and flushed
H A Ddm-bitset.h44 * Even read operations may trigger the cache to be flushed and as such
/linux-4.4.14/drivers/infiniband/hw/mthca/
H A Dmthca_user.h66 * in-flight DMA to be flushed when the region is written to:
/linux-4.4.14/arch/arc/include/asm/
H A Dcacheflush.h72 * To make sure that userspace mapping is flushed to memory before
/linux-4.4.14/arch/arc/mm/
H A Ddma.c64 * buffer need to be flushed out to memory dma_alloc_coherent()
/linux-4.4.14/net/sunrpc/xprtrdma/
H A Dfrwr_ops.c50 * (Or, the LOCAL_INV WR has not completed or flushed yet).
53 * entered ERROR state, and the pending WR was flushed.
65 * INVALID but that is about to be flushed due to a previous transport
260 dprintk("RPC: %s: frmr %p flushed\n", __func__, r); frwr_sendcompletion()
/linux-4.4.14/include/rdma/
H A Dib_fmr_pool.h49 * @flush_function:Callback called when unmapped FMRs are flushed and
/linux-4.4.14/arch/mips/include/asm/mach-generic/
H A Dide.h56 * on the processor that actually has the lines to be flushed which hopefully
/linux-4.4.14/arch/sh/include/asm/
H A Dfixmap.h38 * TLB entries of such buffers will not be flushed across
H A Dmmu_context.h77 * cache to be flushed when the ASID is exhausted. Weak. get_mmu_context()
/linux-4.4.14/arch/arm64/kernel/
H A Dsys_compat.c83 * everything necessary gets flushed to maintain consistency in compat_arm_syscall()
/linux-4.4.14/arch/avr32/mm/
H A Ddma-coherent.c68 * have flushed the cache before releasing the memory. __dma_alloc()
H A Dtlb.c217 * This function depends on the pages to be flushed having the G
/linux-4.4.14/arch/blackfin/include/asm/
H A Dcacheflush.h52 * are flushed before trying to invalidate the icache. This flush_icache_range()
/linux-4.4.14/arch/tile/lib/
H A Dcacheflush.c37 * until the memory controller holds the flushed values.
81 * that the flushed data has reached the memory controller yet, finv_buffer_remote()
/linux-4.4.14/arch/blackfin/mach-common/
H A Dsmp.c100 /* Invalidate the memory holding the bounds of the flushed region. */ ipi_flush_icache()
105 * are flushed before trying to invalidate the icache. This ipi_flush_icache()
/linux-4.4.14/arch/nios2/mm/
H A Dcacheflush.c178 * cache lines, and therefore never needs to be flushed. flush_dcache_page()
212 * cache lines, and therefore never needs to be flushed. update_mmu_cache()
/linux-4.4.14/drivers/net/ppp/
H A Dppp_mppe.c480 int flushed = MPPE_BITS(ibuf) & MPPE_BIT_FLUSHED; mppe_decompress() local
518 if (!state->stateful && !flushed) { mppe_decompress()
524 if (state->stateful && ((ccount & 0xff) == 0xff) && !flushed) { mppe_decompress()
564 if (!flushed) { mppe_decompress()
589 if (flushed) mppe_decompress()
/linux-4.4.14/drivers/staging/lustre/lustre/fld/
H A Dlproc_fld.c139 CDEBUG(D_INFO, "%s: Lookup cache is flushed\n", fld->lcf_name); fld_debugfs_cache_flush_write()
/linux-4.4.14/drivers/input/keyboard/
H A Djornada720_kbd.c72 "flushed bus\n"); jornada720_kbd_interrupt()
/linux-4.4.14/drivers/net/wireless/prism54/
H A Disl_38xx.h71 * the pci memory buffers get flushed by performing one harmless read
/linux-4.4.14/drivers/oprofile/
H A Devent_buffer.c48 * canceled or flushed before the event buffer is freed. add_event_entry()
/linux-4.4.14/arch/x86/include/asm/
H A Dfixmap.h65 * TLB entries of such buffers will not be flushed across
H A Dspecial_insns.h221 * The PCOMMIT instruction ensures that data that has been flushed from the
/linux-4.4.14/arch/x86/kernel/acpi/
H A Dcstate.c40 * And caches should not be flushed by software while acpi_processor_power_init_bm_check()
/linux-4.4.14/fs/jffs2/
H A Djffs2_fs_sb.h101 struct list_head erasable_pending_wbuf_list; /* Blocks which need erasing but only after the current wbuf is flushed */
H A Dsuper.c429 * Make sure all delayed rcu free inodes are flushed before we exit_jffs2_fs()
/linux-4.4.14/fs/jfs/
H A Djfs_umount.c160 * mark the superblock clean before everything is flushed to jfs_umount_rw()
/linux-4.4.14/fs/ceph/
H A Dioctl.h93 * immediately flushed on page boundaries). It is very similar to
H A Dsnap.c444 * completes and the metadata can be flushed back to the MDS.
582 * to be used for the snapshot, to be flushed back to the mds.
584 * If capsnap can now be flushed, add to snap_flush list, and return 1.
/linux-4.4.14/include/uapi/linux/
H A Dppp-ioctl.h39 #define SC_LOG_FLUSH 0x00100000 /* log all chars flushed */
H A Dbcache.h265 * flushed to disk yet.
/linux-4.4.14/arch/mips/mm/
H A Dcache.c95 * get faulted into the tlb (and thus flushed) anyways. __flush_dcache_page()
H A Dc-octeon.c61 * vma. If no vma is supplied, all cores are flushed.
/linux-4.4.14/arch/openrisc/mm/
H A Dtlb.c74 * the data or instruction TLB that should be flushed... that would take more
/linux-4.4.14/arch/parisc/include/asm/
H A Dcacheflush.h50 * area has been flushed, so invalidate is left empty */ flush_kernel_vmap_range()
/linux-4.4.14/net/mac80211/
H A Dpm.c96 * is flushed, leaving the driver in ACTIVE even __ieee80211_suspend()
H A Diface.c785 int i, flushed; ieee80211_do_stop() local
828 * In WDS mode a station must exist here and be flushed, for ieee80211_do_stop()
833 flushed = sta_info_flush(sdata); ieee80211_do_stop()
835 ((sdata->vif.type != NL80211_IFTYPE_WDS && flushed > 0) || ieee80211_do_stop()
836 (sdata->vif.type == NL80211_IFTYPE_WDS && flushed != 1))); ieee80211_do_stop()
/linux-4.4.14/include/net/9p/
H A Dclient.h71 * @REQ_STATUS_FLSHD: request has been flushed
94 * @flush_tag: tag of request being flushed (for flush requests)
/linux-4.4.14/drivers/infiniband/hw/cxgb3/
H A Dcxio_hal.c371 int flushed = 0; cxio_flush_rq() local
381 flushed++; cxio_flush_rq()
383 return flushed; cxio_flush_rq()
410 int flushed = 0; cxio_flush_sq() local
420 flushed++; cxio_flush_sq()
422 return flushed; cxio_flush_sq()
1140 * cqe_flushed: 1 iff the CQE is flushed.
H A Diwch_qp.c811 int flushed; __flush_qp() local
824 flushed = cxio_flush_rq(&qhp->wq, &rchp->cq, count); __flush_qp()
827 if (flushed) { __flush_qp()
838 flushed = cxio_flush_sq(&qhp->wq, &schp->cq, count); __flush_qp()
841 if (flushed) { __flush_qp()
/linux-4.4.14/include/xen/interface/
H A Dxen.h298 * linear_addr: Linear address to be flushed from the local TLB.
301 * vcpumask: Pointer to bitmap of VCPUs to be flushed.
304 * linear_addr: Linear address to be flushed.
305 * vcpumask: Pointer to bitmap of VCPUs to be flushed.
311 * linear_addr: Linear address to be flushed from all VCPUs' TLBs.
/linux-4.4.14/drivers/scsi/fcoe/
H A Dfcoe_sysfs.c574 * @ctlr: Pointer to the FIP ctlr whose workqueue is to be flushed
614 * @ctlr: Pointer to FIP ctlr whose workqueue is to be flushed
819 * fires the devloss queue will be flushed, but the state will fip_timeout_deleted_fcf()
/linux-4.4.14/drivers/net/wireless/iwlegacy/
H A D3945-rs.c146 * not flushed. If there were any that were not flushed, then
160 * since we flushed, clear out the gathered stats il3945_rate_scale_flush_wins()
/linux-4.4.14/net/decnet/
H A Ddn_table.c890 int flushed = 0; dn_fib_flush() local
896 flushed += tb->flush(tb); dn_fib_flush()
899 if (flushed) dn_fib_flush()
/linux-4.4.14/include/linux/iio/
H A Diio.h352 * must return the number of samples flushed, 0 if no
353 * samples were flushed or a negative integer if no samples
354 * were flushed and there was an error.
/linux-4.4.14/drivers/acpi/
H A Dec.c376 bool flushed = false; acpi_ec_complete_request() local
381 flushed = acpi_ec_flushed(ec); acpi_ec_complete_request()
382 if (flushed) acpi_ec_complete_request()
869 bool flushed; acpi_ec_stopped() local
872 flushed = acpi_ec_flushed(ec); acpi_ec_stopped()
874 return flushed; acpi_ec_stopped()
H A Dacpi_ipmi.c568 /* Do not add a tx_msg that can not be flushed. */ acpi_ipmi_space_handler()
/linux-4.4.14/drivers/staging/android/ion/
H A Dion_priv.h399 * @page: the first page to be flushed
400 * @size: size in bytes of region to be flushed
/linux-4.4.14/fs/ocfs2/dlm/
H A Ddlmast.c112 mlog(0, "%s: res %.*s, lock %u:%llu, AST getting flushed\n", __dlm_queue_ast()
170 mlog(0, "%s: res %.*s, lock %u:%llu, BAST getting flushed\n", __dlm_queue_bast()
/linux-4.4.14/arch/parisc/kernel/
H A Dcache.c429 be flushed through a mapping equivalent to the user mapping copy_user_page()
440 * returns 1 if all TLBs were flushed.
/linux-4.4.14/arch/avr32/include/asm/
H A Ddma-mapping.h270 * touch this memory after we flushed it at mapping- or dma_sync_single_for_cpu()
319 * touch this memory after we flushed it at mapping- or dma_sync_sg_for_cpu()
/linux-4.4.14/drivers/s390/char/
H A Dsclp_con.c231 * Make sure that all buffers will be flushed to the SCLP.
/linux-4.4.14/drivers/md/bcache/
H A Djournal.h31 * journal entry still open - i.e. that has keys that haven't been flushed to
/linux-4.4.14/drivers/iio/
H A Dindustrialio-buffer.c58 int flushed = 0; iio_buffer_ready() local
81 flushed = iio_buffer_flush_hwfifo(indio_dev, buf, iio_buffer_ready()
83 if (flushed <= 0) iio_buffer_ready()
86 if (avail + flushed >= to_wait) iio_buffer_ready()
/linux-4.4.14/arch/um/os-Linux/
H A Dsignal.c232 * ensures that writes are flushed out before the return. block_signals()
/linux-4.4.14/fs/freevxfs/
H A Dvxfs_super.c285 * Make sure all delayed rcu free inodes are flushed before we vxfs_cleanup()
/linux-4.4.14/fs/nilfs2/
H A Dsegment.h119 * @sc_flush_request: inode bitmap of metadata files to be flushed
H A Dthe_nilfs.h49 * @ns_flushed_device: flag indicating if all volatile data was flushed
H A Dmdt.c446 * have dirty pages that try to be flushed in background. nilfs_mdt_write_page()
/linux-4.4.14/security/integrity/ima/
H A Dima_api.c254 * - the inode was previously flushed as well as the iint info,
/linux-4.4.14/fs/autofs4/
H A Dautofs_i.h57 flushed while the file exists. All name lookups are dealt with at the
/linux-4.4.14/fs/coda/
H A Dinode.c88 * Make sure all delayed rcu free inodes are flushed before we coda_destroy_inodecache()
/linux-4.4.14/fs/efs/
H A Dsuper.c108 * Make sure all delayed rcu free inodes are flushed before we destroy_inodecache()
/linux-4.4.14/fs/openpromfs/
H A Dinode.c462 * Make sure all delayed rcu free inodes are flushed before we exit_openprom_fs()
/linux-4.4.14/fs/sysv/
H A Dinode.c359 * Make sure all delayed rcu free inodes are flushed before we sysv_destroy_icache()
/linux-4.4.14/fs/xfs/libxfs/
H A Dxfs_dquot_buf.c286 * we don't calculate the CRC here as that is done when the dquot is flushed to
H A Dxfs_alloc.h68 * infinite loop in xfssyncd when the file gets flushed to disk and
/linux-4.4.14/include/drm/
H A Ddrm_gem.h81 * flushed and invalidated
/linux-4.4.14/arch/powerpc/kernel/
H A Dreloc_32.S192 sync /* Ensure the data is flushed before icbi */
/linux-4.4.14/arch/powerpc/mm/
H A Dtlb_hash64.c39 * neesd to be flushed. This function will either perform the flush
/linux-4.4.14/arch/mips/include/asm/netlogic/xlr/
H A Dfmn.h283 * Make sure that all the writes pending at the cpu are flushed. nlm_fmn_send()
/linux-4.4.14/arch/score/mm/
H A Dcache.c70 * get faulted into the tlb (and thus flushed) anyways. flush_dcache_page()
/linux-4.4.14/arch/openrisc/kernel/
H A Ddma.c72 * flushed out of the cache before they are used.
/linux-4.4.14/arch/arm/mm/
H A Dfault-armv.c192 * cache lines, and therefore never needs to be flushed. update_mmu_cache()
H A Dproc-xscale.S34 * This is the maximum size of an area which will be flushed. If the area
50 * Virtual address used to allocate the cache when flushed
H A Dflush.c325 * cache lines, and therefore never needs to be flushed. flush_dcache_page()
/linux-4.4.14/net/ipv4/
H A Dinet_lro.c290 LRO_INC_STATS(lro_mgr, flushed); lro_flush()
H A Dfib_frontend.c181 int flushed = 0; fib_flush() local
190 flushed += fib_table_flush(tb); fib_flush()
193 if (flushed) fib_flush()
/linux-4.4.14/kernel/printk/
H A Dprintk.c221 LOG_NOCONS = 1, /* already flushed, do not print to console */
1566 bool flushed:1; /* buffer sealed and committed */ member in struct:cont
1571 if (cont.flushed) cont_flush()
1578 * If a fragment of this line was directly flushed to the cont_flush()
1585 cont.flushed = true; cont_flush()
1599 if (cont.len && cont.flushed) cont_add()
1619 cont.flushed = false; cont_add()
1650 if (cont.flushed) { cont_print_text()
1940 bool flushed:1; member in struct:cont
2405 * that messages are flushed out. As this can be called from any console_flush_on_panic()
/linux-4.4.14/drivers/gpu/drm/i915/
H A Dintel_ringbuffer.c134 * only flushed if MI_NO_WRITE_FLUSH is unset. On 965, it is gen4_render_ring_flush()
135 * also flushed at 2d versus 3d pipeline switches. gen4_render_ring_flush()
139 * I915_GEM_DOMAIN_SAMPLER is flushed on pre-965 if gen4_render_ring_flush()
140 * MI_READ_FLUSH is set, and is always flushed on 965. gen4_render_ring_flush()
155 * are flushed at any MI_FLUSH. gen4_render_ring_flush()
274 * when the render cache is indeed flushed. gen6_render_ring_flush()
335 * cache is indeed flushed. gen7_render_ring_flush()
2496 * wrt the contents of the write cache being flushed to memory gen6_bsd_ring_flush()
2617 * wrt the contents of the write cache being flushed to memory gen6_ring_flush()
H A Dintel_ringbuffer.h282 * flushed, not necessarily primitives. last_read_req
/linux-4.4.14/fs/ocfs2/
H A Djournal.c310 unsigned int flushed; ocfs2_commit_cache() local
318 flushed = atomic_read(&journal->j_num_trans); ocfs2_commit_cache()
319 trace_ocfs2_commit_cache_begin(flushed); ocfs2_commit_cache()
320 if (flushed == 0) { ocfs2_commit_cache()
336 flushed = atomic_read(&journal->j_num_trans); ocfs2_commit_cache()
340 trace_ocfs2_commit_cache_end(journal->j_trans_id, flushed); ocfs2_commit_cache()
/linux-4.4.14/drivers/md/
H A Ddm-region-hash.c372 * the work queue is flushed. If we wake_up_all complete_resync_work()
375 * has been properly flushed. complete_resync_work()
/linux-4.4.14/drivers/iommu/
H A Damd_iommu_types.h463 /* This will be set to true when TLB needs to be flushed */
666 * If true, the addresses will be flushed on unmap time, not when
/linux-4.4.14/arch/x86/include/asm/uv/
H A Duv_bau.h537 cpu were flushed */
539 cpu was flushed */
/linux-4.4.14/drivers/char/tpm/
H A Dtpm2-cmd.c556 dev_warn(chip->pdev, "0x%08x was not flushed, out of memory\n", tpm2_flush_context()
565 dev_warn(chip->pdev, "0x%08x was not flushed, rc=%d\n", handle, tpm2_flush_context()
/linux-4.4.14/fs/jbd2/
H A Dcheckpoint.c401 * --- perhaps by jbd2_log_do_checkpoint() --- are flushed out before jbd2_cleanup_journal_tail()
535 * to disk (either by being write-back flushed to disk, or being
/linux-4.4.14/net/9p/
H A Dtrans_rdma.c468 * request. A flushed request can result in no reply for an rdma_request()
604 /* A request has been fully flushed without a reply.
/linux-4.4.14/include/linux/ceph/
H A Dceph_fs.h623 CEPH_CAP_OP_FLUSH_ACK, /* mds->client flushed */
625 CEPH_CAP_OP_FLUSHSNAP_ACK, /* mds->client flushed snapped metadata */
/linux-4.4.14/drivers/staging/lustre/lustre/llite/
H A Dllite_close.c161 * DONE_WRITE. Wait until all pages will be flushed ll_ioepoch_close()
H A Dvvp_io.c1057 * because page could have been not flushed between 2 modifications. vvp_io_commit_write()
1059 * Indeed, when cache is flushed, file could be already closed and it vvp_io_commit_write()
1062 * for some reasons before being flushed to OST. vvp_io_commit_write()
/linux-4.4.14/drivers/staging/fwserial/
H A Dfwserial.h216 * @drain: delayed work scheduled to ensure that writes are flushed.
/linux-4.4.14/drivers/net/fddi/skfp/h/
H A Dhwmtm.h22 * The descriptor 'desc' is flushed for the device 'flag'.
/linux-4.4.14/drivers/block/aoe/
H A Daoedev.c240 * device to be flushed
/linux-4.4.14/arch/sparc/mm/
H A Diommu.c269 if (page != oldpage) { /* Already flushed? */ iommu_get_scsi_sgl_pflush()
/linux-4.4.14/drivers/char/
H A Dtile-srom.c152 /* Make sure we've flushed anything written to the ROM. */ srom_release()
/linux-4.4.14/drivers/char/xilinx_hwicap/
H A Dfifo_icap.c355 * flushed as a part of this software reset.
/linux-4.4.14/fs/hfs/
H A Dsuper.c501 * Make sure all delayed rcu free inodes are flushed before we exit_hfs_fs()
/linux-4.4.14/fs/bfs/
H A Dinode.c283 * Make sure all delayed rcu free inodes are flushed before we destroy_inodecache()
/linux-4.4.14/fs/qnx4/
H A Dinode.c377 * Make sure all delayed rcu free inodes are flushed before we destroy_inodecache()
/linux-4.4.14/include/linux/sunrpc/
H A Dcache.h36 * When the cache is unregistered, it is flushed completely.
/linux-4.4.14/arch/powerpc/math-emu/
H A Dmath.c429 * is flushed into the thread_struct before attempting do_mathemu()
/linux-4.4.14/arch/mips/include/asm/octeon/
H A Dcvmx-l2c.h279 * (If address is not in L2, no lines are flushed.)
/linux-4.4.14/arch/sh/mm/
H A Dcache-sh4.c312 * 'colour' of the virtual address range that will be flushed. The
/linux-4.4.14/arch/m68k/include/asm/
H A Dmotorola_pgtable.h231 /* Prior to calling these routines, the page should have been flushed
/linux-4.4.14/arch/mips/netlogic/common/
H A Dreset.S90 * L1D cache has to be flushed before enabling threads in XLP.
/linux-4.4.14/arch/arm/include/asm/
H A Dpgtable-2level.h58 * be flushed, and ptep_set_access_flags() does that for us.
/linux-4.4.14/drivers/infiniband/ulp/ipoib/
H A Dipoib_main.c1326 complete(&priv->ntbl.flushed); ipoib_neigh_dtor()
1470 init_completion(&priv->ntbl.flushed); ipoib_flush_neighs()
1505 wait_for_completion(&priv->ntbl.flushed); ipoib_flush_neighs()
/linux-4.4.14/fs/ubifs/
H A Djournal.c529 * synchronized (with 'fsync()'), and the write-buffer it sits in gets flushed,
530 * the extended attribute inode gets flushed too. And this is exactly what the
1395 * attribute will be flushed when the inode is synchronized by 'fsync()' and
/linux-4.4.14/drivers/staging/rdma/ehca/
H A Dehca_classes.h175 unsigned int next_wqe_idx; /* Idx to first wqe to be flushed */
/linux-4.4.14/drivers/isdn/hysdn/
H A Dboardergo.c209 /* PCI-write-buffers flushed and the card is taken out of reset. */
/linux-4.4.14/drivers/infiniband/hw/mlx4/
H A Dcm.c434 flush_scheduled_work(); /* make sure all timers were flushed */ mlx4_ib_cm_paravirt_clean()
/linux-4.4.14/drivers/infiniband/hw/ocrdma/
H A Docrdma.h342 /* head of all qp's sq and rq for which cqes need to be flushed
/linux-4.4.14/drivers/infiniband/hw/qib/
H A Dqib_twsi.c63 * that previous register writes have been flushed all the way
/linux-4.4.14/drivers/net/ethernet/myricom/myri10ge/
H A Dmyri10ge_mcp.h165 * is issued, and all interrupt queues must be flushed prior
/linux-4.4.14/drivers/nfc/st21nfca/
H A Di2c.c357 * that i2c bus will be flushed and that next read will start on a new frame.
/linux-4.4.14/drivers/net/wireless/b43/
H A Dphy_common.h42 /* PHY writes need to be flushed if we reach limit */
/linux-4.4.14/arch/xtensa/kernel/
H A Dsignal.c189 /* All registers were flushed to stack. Start with a prestine frame. */ restore_sigcontext()
/linux-4.4.14/fs/hfsplus/
H A Dsuper.c692 * Make sure all delayed rcu free inodes are flushed before we exit_hfsplus_fs()
/linux-4.4.14/fs/logfs/
H A Dinode.c421 * Make sure all delayed rcu free inodes are flushed before we logfs_destroy_inode_cache()
/linux-4.4.14/scripts/
H A Ddocproc.c114 /* Make sure output generated so far are flushed */ exec_kernel_doc()
/linux-4.4.14/fs/9p/
H A Dv9fs.c593 * Make sure all delayed rcu free inodes are flushed before we v9fs_destroy_inode_cache()
/linux-4.4.14/fs/adfs/
H A Dsuper.c284 * Make sure all delayed rcu free inodes are flushed before we destroy_inodecache()

Completed in 7210 milliseconds

123