Home
last modified time | relevance | path

Searched refs:IS_BROXTON (Results 1 – 25 of 25) sorted by relevance

/linux-4.4.14/drivers/gpu/drm/i915/
Dintel_dsi.c369 else if (IS_BROXTON(dev)) in intel_dsi_device_ready()
392 port_ctrl = IS_BROXTON(dev) ? BXT_MIPI_PORT_CTRL(port) : in intel_dsi_port_enable()
424 port_ctrl = IS_BROXTON(dev) ? BXT_MIPI_PORT_CTRL(port) : in intel_dsi_port_disable()
601 if (IS_BROXTON(dev)) in intel_dsi_clear_device_ready()
671 ctrl_reg = IS_BROXTON(dev) ? BXT_MIPI_PORT_CTRL(port) : in intel_dsi_get_hw_state()
707 if (IS_BROXTON(encoder->base.dev)) in intel_dsi_get_config()
808 if (IS_BROXTON(dev)) { in set_dsi_timings()
877 } else if (IS_BROXTON(dev)) { in intel_dsi_prepare()
971 if (IS_BROXTON(dev) && (!intel_dsi->dual_link)) { in intel_dsi_prepare()
Dintel_csr.c197 else if (IS_BROXTON(dev) && (dev->pdev->revision < in intel_get_stepping()
209 else if (IS_BROXTON(dev) && (dev->pdev->revision < in intel_get_substepping()
434 else if (IS_BROXTON(dev_priv)) in intel_csr_ucode_init()
Dintel_dsi_pll.c566 else if (IS_BROXTON(dev)) in intel_enable_dsi_pll()
576 else if (IS_BROXTON(dev)) in intel_disable_dsi_pll()
600 if (IS_BROXTON(dev)) in intel_dsi_reset_clocks()
Dintel_guc_loader.c326 (IS_BROXTON(dev) && INTEL_REVID(dev) == BXT_REVID_A0)) { in guc_ucode_xfer()
334 if (IS_BROXTON(dev)) in guc_ucode_xfer()
Dintel_lrc.c288 (IS_BROXTON(dev) && INTEL_REVID(dev) == BXT_REVID_A0)) && in disable_lite_restore_wa()
1318 (IS_BROXTON(dev) && (INTEL_REVID(dev) == BXT_REVID_A0))) in gen9_init_indirectctx_bb()
1344 (IS_BROXTON(dev) && (INTEL_REVID(dev) == BXT_REVID_A0))) { in gen9_init_perctx_bb()
1354 (IS_BROXTON(dev) && (INTEL_REVID(dev) == BXT_REVID_A0))) in gen9_init_perctx_bb()
1976 if (IS_BROXTON(dev) && INTEL_REVID(dev) < BXT_REVID_B0) { in logical_render_ring_init()
2028 if (IS_BROXTON(dev) && INTEL_REVID(dev) < BXT_REVID_B0) { in logical_bsd_ring_init()
2083 if (IS_BROXTON(dev) && INTEL_REVID(dev) < BXT_REVID_B0) { in logical_blt_ring_init()
2113 if (IS_BROXTON(dev) && INTEL_REVID(dev) < BXT_REVID_B0) { in logical_vebox_ring_init()
Dintel_mocs.c150 } else if (IS_BROXTON(dev)) { in get_mocs_settings()
Dintel_dp.c548 if (IS_BROXTON(dev)) in _pp_ctrl_reg()
560 if (IS_BROXTON(dev)) in _pp_stat_reg()
1207 if (IS_BROXTON(dev)) { in intel_dp_source_rates()
1532 else if (IS_BROXTON(dev)) in intel_dp_compute_config()
1750 if (!IS_BROXTON(dev)) { in ironlake_get_pp_control()
3063 if (IS_BROXTON(dev)) in intel_dp_voltage_max()
3563 if (IS_BROXTON(dev)) in intel_dp_set_signal_levels()
4679 else if (IS_BROXTON(dev_priv)) in intel_digital_port_connected()
5305 if (IS_BROXTON(dev)) { in intel_dp_init_panel_power_sequencer()
5334 if (!IS_BROXTON(dev)) { in intel_dp_init_panel_power_sequencer()
[all …]
Dintel_i2c.c75 if (IS_BROXTON(dev_priv)) in get_gmbus_pin()
90 if (IS_BROXTON(dev_priv)) in intel_gmbus_is_valid_pin()
Dintel_ddi.c443 if (IS_BROXTON(dev)) { in intel_prepare_ddi_buffers()
1197 else if (IS_BROXTON(dev)) in intel_ddi_clock_get()
1795 else if (IS_BROXTON(dev)) in intel_ddi_pll_select()
2277 else if (IS_BROXTON(dev)) in ddi_signal_levels()
2349 if (IS_BROXTON(dev)) { in intel_ddi_pre_enable()
3006 else if (IS_BROXTON(dev)) in intel_ddi_pll_init()
3020 } else if (IS_BROXTON(dev)) { in intel_ddi_pll_init()
3310 if (IS_BROXTON(dev_priv) && (INTEL_REVID(dev) < BXT_REVID_B0) in intel_ddi_init()
Dintel_ringbuffer.c931 (IS_BROXTON(dev) && INTEL_REVID(dev) < BXT_REVID_B0)) { in gen9_init_workarounds()
938 (IS_BROXTON(dev) && INTEL_REVID(dev) < BXT_REVID_B0)) { in gen9_init_workarounds()
950 IS_BROXTON(dev)) { in gen9_init_workarounds()
967 (IS_BROXTON(dev) && INTEL_REVID(dev) < BXT_REVID_B0)) in gen9_init_workarounds()
974 (IS_BROXTON(dev) && INTEL_REVID(dev) >= BXT_REVID_B0)) in gen9_init_workarounds()
980 (IS_BROXTON(dev) && INTEL_REVID(dev) <= BXT_REVID_B0)) { in gen9_init_workarounds()
1153 if (IS_BROXTON(dev)) in init_workarounds_ring()
Di915_drv.c842 if (IS_BROXTON(dev)) in i915_drm_resume_early()
1576 if (IS_BROXTON(dev)) in intel_runtime_resume()
1620 if (IS_BROXTON(dev_priv)) in intel_suspend_complete()
Dintel_hdmi.c1177 if (IS_BROXTON(dev) && clock > 223333 && clock < 240000) in hdmi_port_clock_valid()
2043 if (IS_BROXTON(dev_priv)) in intel_hdmi_init_connector()
2051 if (IS_BROXTON(dev_priv) && (INTEL_REVID(dev) < BXT_REVID_B0)) in intel_hdmi_init_connector()
2057 if (IS_BROXTON(dev_priv)) in intel_hdmi_init_connector()
2064 if (WARN_ON(IS_BROXTON(dev_priv))) in intel_hdmi_init_connector()
Di915_dma.c670 info->has_subslice_pg = (IS_BROXTON(dev) && (info->subslice_total > 1)); in gen9_sseu_info_init()
779 if (IS_BROXTON(dev)) { in intel_device_info_runtime_init()
Di915_irq.c2262 if (IS_BROXTON(dev_priv)) in gen8_irq_handler()
2276 if (IS_BROXTON(dev)) in gen8_irq_handler()
2283 if (IS_BROXTON(dev) && (tmp & BXT_DE_PORT_GMBUS)) { in gen8_irq_handler()
3641 if (IS_BROXTON(dev_priv)) in gen8_de_irq_postinstall()
3652 if (IS_BROXTON(dev_priv)) in gen8_de_irq_postinstall()
4447 if (IS_BROXTON(dev)) in intel_irq_init()
Di915_sysfs.c57 } else if (IS_BROXTON(dev)) { in calc_residency()
Di915_gem_gtt.c354 if (IS_CHERRYVIEW(dev) || IS_BROXTON(dev)) in kunmap_page_dma()
2859 if (IS_BROXTON(dev)) in ggtt_probe_common()
2987 if (IS_CHERRYVIEW(dev) || IS_BROXTON(dev)) in gen8_gmch_probe()
3177 if (IS_CHERRYVIEW(dev) || IS_BROXTON(dev)) in i915_gem_restore_gtt_mappings()
Di915_guc_submission.c164 (IS_BROXTON(dev) && (INTEL_REVID(dev) < BXT_REVID_B0)) || in host2guc_sample_forcewake()
Dintel_runtime_pm.c386 WARN(!IS_BROXTON(dev), "Platform doesn't support DC9.\n"); in assert_can_enable_dc9()
1864 } else if (IS_BROXTON(dev_priv->dev)) { in intel_power_domains_init()
Di915_debugfs.c1158 if (IS_BROXTON(dev)) { in i915_frequency_info()
1253 max_freq = (IS_BROXTON(dev) ? rp_state_cap >> 0 : in i915_frequency_info()
1264 max_freq = (IS_BROXTON(dev) ? rp_state_cap >> 16 : in i915_frequency_info()
4999 if (IS_BROXTON(dev)) { in gen9_sseu_device_status()
5034 if (IS_BROXTON(dev) && in gen9_sseu_device_status()
5039 if (IS_BROXTON(dev)) in gen9_sseu_device_status()
Dintel_pm.c2775 if (IS_BROXTON(dev)) in skl_ddb_get_pipe_allocation_limits()
4419 if (IS_BROXTON(dev) && (INTEL_REVID(dev) < BXT_REVID_B0)) in gen6_set_rps()
4678 if (IS_BROXTON(dev)) { in gen6_init_rps_frequencies()
4743 if (IS_BROXTON(dev) && (INTEL_REVID(dev) < BXT_REVID_B0)) { in gen9_enable_rps()
4812 (IS_BROXTON(dev) && INTEL_REVID(dev) <= BXT_REVID_A0)) { in gen9_enable_rc6()
4828 if ((IS_BROXTON(dev) && (INTEL_REVID(dev) < BXT_REVID_B0)) || in gen9_enable_rc6()
7064 if (IS_BROXTON(dev)) in intel_init_pm()
Di915_drv.h2474 #define IS_BROXTON(dev) (!INTEL_INFO(dev)->is_skylake && IS_GEN9(dev)) macro
2606 !IS_VALLEYVIEW(dev) && !IS_BROXTON(dev))
Dintel_display.c605 if (IS_BROXTON(dev)) in intel_limit()
718 if (!IS_PINEVIEW(dev) && !IS_VALLEYVIEW(dev) && !IS_BROXTON(dev)) in intel_PLL_is_valid()
722 if (!IS_VALLEYVIEW(dev) && !IS_BROXTON(dev)) { in intel_PLL_is_valid()
4274 if (IS_BROXTON(dev_priv->dev)) { in intel_get_shared_dpll()
7147 if (IS_VALLEYVIEW(dev) || IS_BROXTON(dev)) { in i9xx_get_refclk()
9818 else if (IS_BROXTON(dev)) in haswell_get_ddi_port_state()
12061 if (IS_BROXTON(dev)) { in intel_dump_pipe_config()
14082 if (IS_BROXTON(dev)) { in intel_setup_outputs()
14566 else if (IS_BROXTON(dev)) in intel_init_display()
14641 } else if (IS_BROXTON(dev)) { in intel_init_display()
Dintel_panel.c1747 if (IS_BROXTON(dev)) { in intel_panel_init_backlight_funcs()
Di915_gem.c3889 if (IS_BROXTON(dev) && INTEL_REVID(dev) < BXT_REVID_B0) in i915_gem_set_caching_ioctl()
Di915_reg.h2852 (IS_BROXTON(dev_priv) ? \