| /linux-4.1.27/drivers/gpu/drm/nouveau/nvkm/core/ |
| D | ramht.c | 28 nvkm_ramht_hash(struct nvkm_ramht *ramht, int chid, u32 handle) in nvkm_ramht_hash() argument
33 hash ^= (handle & ((1 << ramht->bits) - 1)); in nvkm_ramht_hash()
34 handle >>= ramht->bits; in nvkm_ramht_hash()
37 hash ^= chid << (ramht->bits - 4); in nvkm_ramht_hash()
43 nvkm_ramht_insert(struct nvkm_ramht *ramht, int chid, u32 handle, u32 context) in nvkm_ramht_insert() argument
45 struct nvkm_bar *bar = nvkm_bar(ramht); in nvkm_ramht_insert()
48 co = ho = nvkm_ramht_hash(ramht, chid, handle); in nvkm_ramht_insert()
50 if (!nv_ro32(ramht, co + 4)) { in nvkm_ramht_insert()
51 nv_wo32(ramht, co + 0, handle); in nvkm_ramht_insert()
52 nv_wo32(ramht, co + 4, context); in nvkm_ramht_insert()
[all …]
|
| D | Kbuild | 16 nvkm-y += nvkm/core/ramht.o
|
| /linux-4.1.27/drivers/gpu/drm/nouveau/nvkm/engine/fifo/ |
| D | nv50.c | 178 return nvkm_ramht_insert(chan->ramht, 0, handle, context); in nv50_fifo_object_attach()
185 nvkm_ramht_remove(chan->ramht, cookie); in nv50_fifo_object_detach()
227 &chan->ramht); in nv50_fifo_chan_ctor_dma()
242 nv_wo32(base->ramfc, 0x80, ((chan->ramht->bits - 9) << 27) | in nv50_fifo_chan_ctor_dma()
244 (chan->ramht->gpuobj.node->offset >> 4)); in nv50_fifo_chan_ctor_dma()
290 &chan->ramht); in nv50_fifo_chan_ctor_ind()
305 nv_wo32(base->ramfc, 0x80, ((chan->ramht->bits - 9) << 27) | in nv50_fifo_chan_ctor_ind()
307 (chan->ramht->gpuobj.node->offset >> 4)); in nv50_fifo_chan_ctor_ind()
316 nvkm_ramht_ref(NULL, &chan->ramht); in nv50_fifo_chan_dtor()
|
| D | nv17.c | 162 nvkm_ramht_ref(imem->ramht, &priv->ramht); in nv17_fifo_ctor()
190 ((priv->ramht->bits - 9) << 16) | in nv17_fifo_init()
191 (priv->ramht->gpuobj.addr >> 8)); in nv17_fifo_init()
|
| D | nv40.c | 99 ret = nvkm_ramht_insert(priv->ramht, chid, handle, context); in nv40_fifo_object_attach()
281 nvkm_ramht_ref(imem->ramht, &priv->ramht); in nv40_fifo_ctor()
311 ((priv->ramht->bits - 9) << 16) | in nv40_fifo_init()
312 (priv->ramht->gpuobj.addr >> 8)); in nv40_fifo_init()
|
| D | g84.c | 158 return nvkm_ramht_insert(chan->ramht, 0, handle, context); in g84_fifo_object_attach()
205 &chan->ramht); in g84_fifo_chan_ctor_dma()
225 nv_wo32(base->ramfc, 0x80, ((chan->ramht->bits - 9) << 27) | in g84_fifo_chan_ctor_dma()
227 (chan->ramht->gpuobj.node->offset >> 4)); in g84_fifo_chan_ctor_dma()
280 &chan->ramht); in g84_fifo_chan_ctor_ind()
300 nv_wo32(base->ramfc, 0x80, ((chan->ramht->bits - 9) << 27) | in g84_fifo_chan_ctor_ind()
302 (chan->ramht->gpuobj.node->offset >> 4)); in g84_fifo_chan_ctor_ind()
|
| D | nv04.c | 87 ret = nvkm_ramht_insert(priv->ramht, chid, handle, context); in nv04_fifo_object_attach()
97 nvkm_ramht_remove(priv->ramht, cookie); in nv04_fifo_object_detach()
572 nvkm_ramht_ref(imem->ramht, &priv->ramht); in nv04_fifo_ctor()
592 nvkm_ramht_ref(NULL, &priv->ramht); in nv04_fifo_dtor()
610 ((priv->ramht->bits - 9) << 16) | in nv04_fifo_init()
611 (priv->ramht->gpuobj.addr >> 8)); in nv04_fifo_init()
|
| D | nv10.c | 155 nvkm_ramht_ref(imem->ramht, &priv->ramht); in nv10_fifo_ctor()
|
| D | nv50.h | 23 struct nvkm_ramht *ramht; member
|
| D | nv04.h | 145 struct nvkm_ramht *ramht; member
|
| /linux-4.1.27/drivers/gpu/drm/nouveau/nvkm/subdev/instmem/ |
| D | nv04.h | 16 struct nvkm_ramht *ramht; member
|
| D | nv04.c | 127 nvkm_ramht_ref(NULL, &priv->ramht); in nv04_instmem_dtor()
162 ret = nvkm_ramht_new(nv_object(priv), NULL, 0x08000, 0, &priv->ramht); in nv04_instmem_ctor()
|
| D | nv40.c | 101 ret = nvkm_ramht_new(nv_object(priv), NULL, 0x08000, 0, &priv->ramht); in nv40_instmem_ctor()
|
| /linux-4.1.27/drivers/gpu/drm/nouveau/nvkm/engine/disp/ |
| D | nv50.h | 80 struct nvkm_ramht *ramht; member
|
| D | nv50.c | 195 return nvkm_ramht_insert(base->ramht, chid, name, data); in nv50_disp_dmac_object_attach()
202 nvkm_ramht_remove(base->ramht, cookie); in nv50_disp_dmac_object_detach()
1121 &base->ramht); in nv50_disp_main_ctor()
1128 nvkm_ramht_ref(NULL, &base->ramht); in nv50_disp_main_dtor()
1192 nv_wr32(priv, 0x610010, (nv_gpuobj(base->ramht)->addr >> 8) | 9); in nv50_disp_main_init()
|
| D | gf110.c | 81 return nvkm_ramht_insert(base->ramht, chan->chid, name, data); in gf110_disp_dmac_object_attach()
88 nvkm_ramht_remove(base->ramht, cookie); in gf110_disp_dmac_object_detach()
|