| /linux-4.4.14/drivers/clk/mediatek/ |
| D | clk-pll.c | 67 u32 pcw, int postdiv) in __mtk_pll_recalc_rate() argument
87 return ((unsigned long)vco + postdiv - 1) / postdiv; in __mtk_pll_recalc_rate()
91 int postdiv) in mtk_pll_set_rate_regs() argument
101 val |= (ffs(postdiv) - 1) << pll->data->pd_shift; in mtk_pll_set_rate_regs()
137 static void mtk_pll_calc_values(struct mtk_clk_pll *pll, u32 *pcw, u32 *postdiv, in mtk_pll_calc_values() argument
156 *postdiv = 1 << val; in mtk_pll_calc_values()
159 *postdiv = 1 << val; in mtk_pll_calc_values()
160 if ((u64)freq * *postdiv >= fmin) in mtk_pll_calc_values()
177 u32 postdiv; in mtk_pll_set_rate() local
179 mtk_pll_calc_values(pll, &pcw, &postdiv, rate, parent_rate); in mtk_pll_set_rate()
[all …]
|
| /linux-4.4.14/arch/mips/ar7/ |
| D | clock.c | 85 u32 postdiv; member
112 int *postdiv, int *mul) in approximate() argument
123 *postdiv = k; in approximate()
128 static void calculate(int base, int target, int *prediv, int *postdiv, in calculate() argument
137 *postdiv = tmp_base / tmp_gcd; in calculate()
140 if ((*postdiv > 0) & (*postdiv <= 32)) in calculate()
144 if (base / *prediv * *mul / *postdiv != target) { in calculate()
145 approximate(base, target, prediv, postdiv, mul); in calculate()
146 tmp_freq = base / *prediv * *mul / *postdiv; in calculate()
153 *prediv, *postdiv, *mul); in calculate()
[all …]
|
| /linux-4.4.14/arch/mips/ath79/ |
| D | clock.c | 247 u32 pll, out_div, ref_div, nint, nfrac, frac, clk_ctrl, postdiv; in ar934x_clocks_init() local
316 postdiv = (clk_ctrl >> AR934X_PLL_CPU_DDR_CLK_CTRL_CPU_POST_DIV_SHIFT) & in ar934x_clocks_init()
322 cpu_rate = cpu_pll / (postdiv + 1); in ar934x_clocks_init()
324 cpu_rate = ddr_pll / (postdiv + 1); in ar934x_clocks_init()
326 postdiv = (clk_ctrl >> AR934X_PLL_CPU_DDR_CLK_CTRL_DDR_POST_DIV_SHIFT) & in ar934x_clocks_init()
332 ddr_rate = ddr_pll / (postdiv + 1); in ar934x_clocks_init()
334 ddr_rate = cpu_pll / (postdiv + 1); in ar934x_clocks_init()
336 postdiv = (clk_ctrl >> AR934X_PLL_CPU_DDR_CLK_CTRL_AHB_POST_DIV_SHIFT) & in ar934x_clocks_init()
342 ahb_rate = ddr_pll / (postdiv + 1); in ar934x_clocks_init()
344 ahb_rate = cpu_pll / (postdiv + 1); in ar934x_clocks_init()
[all …]
|
| /linux-4.4.14/drivers/clk/keystone/ |
| D | pll.c | 64 u32 postdiv; member
85 u32 mult = 0, prediv, postdiv, val; in clk_pllclk_recalc() local
104 postdiv = ((val & pll_data->clkod_mask) >> in clk_pllclk_recalc()
107 postdiv = readl(pll_data->pllod); in clk_pllclk_recalc()
108 postdiv = ((postdiv & pll_data->clkod_mask) >> in clk_pllclk_recalc()
111 postdiv = pll_data->postdiv; in clk_pllclk_recalc()
115 rate /= postdiv; in clk_pllclk_recalc()
176 if (of_property_read_u32(node, "fixed-postdiv", &pll_data->postdiv)) { in _of_pll_clk_init()
|
| /linux-4.4.14/arch/arm/mach-davinci/ |
| D | clock.c | 416 u32 ctrl, mult = 1, prediv = 1, postdiv = 1; in clk_pllclk_recalc() local
447 postdiv = __raw_readl(pll->base + POSTDIV); in clk_pllclk_recalc()
448 if (postdiv & PLLDIV_EN) in clk_pllclk_recalc()
449 postdiv = (postdiv & pll->div_ratio_mask) + 1; in clk_pllclk_recalc()
451 postdiv = 1; in clk_pllclk_recalc()
457 rate /= postdiv; in clk_pllclk_recalc()
468 if (postdiv > 1) in clk_pllclk_recalc()
469 pr_debug("/ %d ", postdiv); in clk_pllclk_recalc()
486 unsigned int mult, unsigned int postdiv) in davinci_set_pllrate() argument
506 if (postdiv) in davinci_set_pllrate()
[all …]
|
| D | da850.c | 948 unsigned int postdiv; member
957 .postdiv = 1,
966 .postdiv = 1,
975 .postdiv = 1,
984 .postdiv = 2,
993 .postdiv = 3,
1002 .postdiv = 5,
1126 unsigned int prediv, mult, postdiv; in da850_set_pll0rate() local
1134 postdiv = opp->postdiv; in da850_set_pll0rate()
1136 ret = davinci_set_pllrate(pll, prediv, mult, postdiv); in da850_set_pll0rate()
|
| D | clock.h | 129 unsigned int mult, unsigned int postdiv);
|
| /linux-4.4.14/arch/c6x/platforms/ |
| D | pll.c | 271 u32 ctrl, mult = 0, prediv = 0, postdiv = 0; in clk_pllclk_recalc() local
299 postdiv = pll_read(pll, PLLPOST); in clk_pllclk_recalc()
300 if (postdiv & PLLDIV_EN) in clk_pllclk_recalc()
301 postdiv = (postdiv & PLLDIV_RATIO_MASK) + 1; in clk_pllclk_recalc()
303 postdiv = 1; in clk_pllclk_recalc()
311 if (postdiv) in clk_pllclk_recalc()
312 rate /= postdiv; in clk_pllclk_recalc()
317 prediv, mult, postdiv, rate / 1000000); in clk_pllclk_recalc()
|
| /linux-4.4.14/Documentation/devicetree/bindings/clock/ |
| D | keystone-pll.txt | 20 - fixed-postdiv : fixed post divider value. If absent, use clkod register bits
21 for postdiv
30 fixed-postdiv = <2>;
|
| /linux-4.4.14/drivers/video/fbdev/ |
| D | gxt4500.c | 237 int m, n, pdiv1, pdiv2, postdiv; in calc_pll() local
247 postdiv = pdiv1 * pdiv2; in calc_pll()
248 pll_period = DIV_ROUND_UP(period_ps, postdiv); in calc_pll()
256 n = intf * postdiv / period_ps; in calc_pll()
259 t = par->refclk_ps * m * postdiv / n; in calc_pll()
|
| /linux-4.4.14/drivers/clk/ |
| D | clk-axm5516.c | 55 unsigned long rate, fbdiv, refdiv, postdiv; in axxia_pllclk_recalc() local
59 postdiv = ((control >> 0) & 0xf) + 1; in axxia_pllclk_recalc()
62 rate = (parent_rate / (refdiv * postdiv)) * fbdiv; in axxia_pllclk_recalc()
|
| /linux-4.4.14/drivers/media/i2c/ |
| D | ov2659.c | 912 u32 prediv, postdiv, mult; in ov2659_pll_calc_params() local
918 postdiv = ctrl1[i].div; in ov2659_pll_calc_params()
925 actual /= postdiv; in ov2659_pll_calc_params()
|
| /linux-4.4.14/drivers/gpu/drm/radeon/ |
| D | rv770_dpm.c | 343 static int rv770_encode_yclk_post_div(u32 postdiv, u32 *encoded_postdiv) in rv770_encode_yclk_post_div() argument
347 switch (postdiv) { in rv770_encode_yclk_post_div()
|