Home
last modified time | relevance | path

Searched refs:pll3 (Results 1 – 17 of 17) sorted by relevance

/linux-4.4.14/arch/powerpc/boot/dts/fsl/
Dp4080si-post.dtsi386 pll3: pll3@860 { label
391 clock-output-names = "pll3", "pll3-div2";
416 clocks = <&pll2 0>, <&pll2 1>, <&pll3 0>, <&pll3 1>;
417 clock-names = "pll2", "pll2-div2", "pll3", "pll3-div2";
425 clocks = <&pll2 0>, <&pll2 1>, <&pll3 0>, <&pll3 1>;
426 clock-names = "pll2", "pll2-div2", "pll3", "pll3-div2";
434 clocks = <&pll2 0>, <&pll2 1>, <&pll3 0>, <&pll3 1>;
435 clock-names = "pll2", "pll2-div2", "pll3", "pll3-div2";
443 clocks = <&pll2 0>, <&pll2 1>, <&pll3 0>, <&pll3 1>;
444 clock-names = "pll2", "pll2-div2", "pll3", "pll3-div2";
Dt4240si-post.dtsi962 pll3: pll3@860 { label
967 clock-output-names = "pll3", "pll3-div2", "pll3-div4";
1008 clocks = <&pll3 0>, <&pll3 1>, <&pll3 2>,
1010 clock-names = "pll3", "pll3-div2", "pll3-div4",
/linux-4.4.14/Documentation/devicetree/bindings/clock/
Drenesas,sh73a0-cpg-clocks.txt19 "pll0", "pll1", "pll2", "pll3", "dsi0phy", "dsi1phy", "zg", "m3", "b",
32 "pll3", "dsi0phy", "dsi1phy",
Drenesas,rcar-gen2-cpg-clocks.txt23 "pll0", "pll1", "pll3", "lb", "qspi", "sdh", "sd0", "sd1", "z", "rcan", and
44 clock-output-names = "main", "pll0, "pll1", "pll3",
Dprima2-clock.txt19 pll3 4
/linux-4.4.14/drivers/clk/sirf/
Dclk-prima2.c61 rtc, osc, pll1, pll2, pll3, mem, sys, security, dsp, gps, enumerator
Dclk-atlas6.c62 rtc, osc, pll1, pll2, pll3, mem, sys, security, dsp, gps, enumerator
/linux-4.4.14/drivers/gpu/drm/i915/
Dintel_ddi.c1167 if (state->pll3 & PORT_PLL_M2_FRAC_ENABLE) in bxt_calc_pll_link()
1744 crtc_state->dpll_hw_state.pll3 = in bxt_ddi_pll_select()
2852 temp |= pll->config.hw_state.pll3; in bxt_ddi_pll_enable()
2950 hw_state->pll3 = I915_READ(BXT_PORT_PLL(port, 3)); in bxt_ddi_pll_get_hw_state()
2951 hw_state->pll3 &= PORT_PLL_M2_FRAC_ENABLE; in bxt_ddi_pll_get_hw_state()
Di915_drv.h387 uint32_t ebb0, ebb4, pll0, pll1, pll2, pll3, pll6, pll8, pll9, pll10, member
Dintel_display.c12071 pipe_config->dpll_hw_state.pll3, in intel_dump_pipe_config()
/linux-4.4.14/arch/arm/boot/dts/
Dr8a7793.dtsi170 clock-output-names = "main", "pll0", "pll1", "pll3",
Dsh73a0.dtsi589 "pll3", "dsi0phy", "dsi1phy",
Dr8a7794.dtsi774 clock-output-names = "main", "pll0", "pll1", "pll3",
Dr8a7791.dtsi1042 clock-output-names = "main", "pll0", "pll1", "pll3",
Dr8a7790.dtsi1010 clock-output-names = "main", "pll0", "pll1", "pll3",
/linux-4.4.14/drivers/clk/qcom/
Dgcc-msm8960.c35 static struct clk_pll pll3 = { variable
3038 [PLL3] = &pll3.clkr,
3263 [PLL3] = &pll3.clkr,
Dgcc-ipq806x.c62 static struct clk_pll pll3 = { variable
2725 [PLL3] = &pll3.clkr,