Home
last modified time | relevance | path

Searched refs:mt7601u_wr (Results 1 – 8 of 8) sorted by relevance

/linux-4.4.14/drivers/net/wireless/mediatek/mt7601u/
Dmcu.c331 mt7601u_wr(dev, MT_TX_CPU_FROM_FCE_CPU_DESC_IDX, val); in __mt7601u_dma_fw()
412 mt7601u_wr(dev, MT_USB_DMA_CFG, (MT_USB_DMA_CFG_RX_BULK_EN | in mt7601u_load_firmware()
445 mt7601u_wr(dev, 0x94c, 0); in mt7601u_load_firmware()
446 mt7601u_wr(dev, MT_FCE_PSE_CTRL, 0); in mt7601u_load_firmware()
451 mt7601u_wr(dev, 0xa44, 0); in mt7601u_load_firmware()
452 mt7601u_wr(dev, 0x230, 0x84210); in mt7601u_load_firmware()
453 mt7601u_wr(dev, 0x400, 0x80c00); in mt7601u_load_firmware()
454 mt7601u_wr(dev, 0x800, 1); in mt7601u_load_firmware()
461 mt7601u_wr(dev, MT_FCE_PSE_CTRL, 1); in mt7601u_load_firmware()
463 mt7601u_wr(dev, MT_USB_DMA_CFG, (MT_USB_DMA_CFG_RX_BULK_EN | in mt7601u_load_firmware()
[all …]
Dinit.c40 mt7601u_wr(dev, MT_WLAN_FUN_CTRL, val); in mt7601u_set_wlan_state()
82 mt7601u_wr(dev, MT_WLAN_FUN_CTRL, val); in mt7601u_chip_onoff()
90 mt7601u_wr(dev, MT_WLAN_FUN_CTRL, val); in mt7601u_chip_onoff()
100 mt7601u_wr(dev, MT_MAC_SYS_CTRL, (MT_MAC_SYS_CTRL_RESET_CSR | in mt7601u_reset_csr_bbp()
102 mt7601u_wr(dev, MT_USB_DMA_CFG, 0); in mt7601u_reset_csr_bbp()
104 mt7601u_wr(dev, MT_MAC_SYS_CTRL, 0); in mt7601u_reset_csr_bbp()
117 mt7601u_wr(dev, MT_USB_DMA_CFG, val); in mt7601u_init_usb_dma()
120 mt7601u_wr(dev, MT_USB_DMA_CFG, val); in mt7601u_init_usb_dma()
122 mt7601u_wr(dev, MT_USB_DMA_CFG, val); in mt7601u_init_usb_dma()
156 mt7601u_wr(dev, MT_BCN_OFFSET(i), regs[i]); in mt76_init_beacon_offsets()
[all …]
Dphy.c44 mt7601u_wr(dev, MT_RF_CSR_CFG, MT76_SET(MT_RF_CSR_CFG_DATA, value) | in mt7601u_rf_wr()
77 mt7601u_wr(dev, MT_RF_CSR_CFG, MT76_SET(MT_RF_CSR_CFG_REG_BANK, bank) | in mt7601u_rf_rr()
141 mt7601u_wr(dev, MT_BBP_CSR_CFG, in mt7601u_bbp_wr()
165 mt7601u_wr(dev, MT_BBP_CSR_CFG, in mt7601u_bbp_rr()
435 mt7601u_wr(dev, MT_TX_PWR_CFG_0, int_to_s6(t->ofdm[1].bw20) << 24 | in __mt7601u_phy_set_channel()
507 mt7601u_wr(dev, MT_RF_BYPASS_0, 0); in mt7601u_read_bootup_temp()
508 mt7601u_wr(dev, MT_RF_SETTING_0, 0x00000010); in mt7601u_read_bootup_temp()
509 mt7601u_wr(dev, MT_RF_BYPASS_0, 0x00000010); in mt7601u_read_bootup_temp()
528 mt7601u_wr(dev, MT_RF_BYPASS_0, 0); in mt7601u_read_bootup_temp()
529 mt7601u_wr(dev, MT_RF_SETTING_0, rf_set); in mt7601u_read_bootup_temp()
[all …]
Dusb.c173 void mt7601u_wr(struct mt7601u_dev *dev, u32 offset, u32 val) in mt7601u_wr() function
184 mt7601u_wr(dev, offset, val); in mt7601u_rmw()
194 mt7601u_wr(dev, offset, val); in mt7601u_rmc()
209 mt7601u_wr(dev, offset, get_unaligned_le32(addr)); in mt7601u_addr_wr()
210 mt7601u_wr(dev, offset + 4, addr[4] | addr[5] << 8); in mt7601u_addr_wr()
Dmain.c162 mt7601u_wr(dev, MT_LEGACY_BASIC_RATE, info->basic_rates); in mt7601u_bss_info_changed()
163 mt7601u_wr(dev, MT_HT_FBK_CFG0, 0x65432100); in mt7601u_bss_info_changed()
164 mt7601u_wr(dev, MT_HT_FBK_CFG1, 0xedcba980); in mt7601u_bss_info_changed()
165 mt7601u_wr(dev, MT_LG_FBK_CFG0, 0xedcba988); in mt7601u_bss_info_changed()
166 mt7601u_wr(dev, MT_LG_FBK_CFG1, 0x00002100); in mt7601u_bss_info_changed()
Deeprom.c271 mt7601u_wr(dev, MT_TX_PWR_CFG_7, val); in mt7601u_extra_power_over_mac()
274 mt7601u_wr(dev, MT_TX_PWR_CFG_9, val); in mt7601u_extra_power_over_mac()
351 mt7601u_wr(dev, MT_TX_PWR_CFG_0 + i * 4, val); in mt7601u_config_tx_power_per_rate()
Dmac.c248 mt7601u_wr(dev, MT_CCK_PROT_CFG + i * 4, prot[i]); in mt7601u_mac_set_protection()
268 mt7601u_wr(dev, MT_BEACON_TIME_CFG, val); in mt7601u_mac_config_tsf()
384 mt7601u_wr(dev, MT_MAX_LEN_CFG, 0xa0fff | in mt7601u_mac_set_ampdu_factor()
550 mt7601u_wr(dev, MT_WCID_ATTR(idx), val); in mt76_mac_wcid_set_key()
Dmt7601u.h288 void mt7601u_wr(struct mt7601u_dev *dev, u32 offset, u32 val);
311 return mt7601u_wr(dev, offset, val); in mt76_wr()