Home
last modified time | relevance | path

Searched refs:ahb (Results 1 – 185 of 185) sorted by relevance

/linux-4.4.14/drivers/amba/
Dtegra-ahb.c135 static inline u32 gizmo_readl(struct tegra_ahb *ahb, u32 offset) in gizmo_readl() argument
137 return readl(ahb->regs + offset); in gizmo_readl()
140 static inline void gizmo_writel(struct tegra_ahb *ahb, u32 value, u32 offset) in gizmo_writel() argument
142 writel(value, ahb->regs + offset); in gizmo_writel()
148 struct tegra_ahb *ahb = dev_get_drvdata(dev); in tegra_ahb_match_by_smmu() local
151 return (ahb->dev->of_node == dn) ? 1 : 0; in tegra_ahb_match_by_smmu()
158 struct tegra_ahb *ahb; in tegra_ahb_enable_smmu() local
164 ahb = dev_get_drvdata(dev); in tegra_ahb_enable_smmu()
165 val = gizmo_readl(ahb, AHB_ARBITRATION_XBAR_CTRL); in tegra_ahb_enable_smmu()
167 gizmo_writel(ahb, val, AHB_ARBITRATION_XBAR_CTRL); in tegra_ahb_enable_smmu()
[all …]
DMakefile2 obj-$(CONFIG_TEGRA_AHB) += tegra-ahb.o
/linux-4.4.14/Documentation/devicetree/bindings/arm/tegra/
Dnvidia,tegra20-ahb.txt4 - compatible : For Tegra20, must contain "nvidia,tegra20-ahb". For
5 Tegra30, must contain "nvidia,tegra30-ahb". Otherwise, must contain
6 '"nvidia,<chip>-ahb", "nvidia,tegra30-ahb"' where <chip> is tegra124,
14 ahb: ahb@6000c004 {
15 compatible = "nvidia,tegra20-ahb";
/linux-4.4.14/drivers/clk/imx/
Dclk-imx35.c38 unsigned char arm, ahb, sel; member
42 { .arm = 1, .ahb = 4, .sel = 0},
43 { .arm = 1, .ahb = 3, .sel = 1},
44 { .arm = 2, .ahb = 2, .sel = 0},
45 { .arm = 0, .ahb = 0, .sel = 0},
46 { .arm = 0, .ahb = 0, .sel = 0},
47 { .arm = 0, .ahb = 0, .sel = 0},
48 { .arm = 4, .ahb = 1, .sel = 0},
49 { .arm = 1, .ahb = 5, .sel = 0},
50 { .arm = 1, .ahb = 8, .sel = 0},
[all …]
Dclk-imx25.c66 dummy, osc, mpll, upll, mpll_cpu_3_4, cpu_sel, cpu, ahb, usb_div, ipg, enumerator
111 clk[ahb] = imx_clk_divider("ahb", "cpu", ccm(CCM_CCTL), 28, 2); in __mx25_clocks_init()
238 clk_set_parent(clk[per5_sel], clk[ahb]); in __mx25_clocks_init()
Dclk-imx31.c51 dummy, ckih, ckil, mpll, spll, upll, mcu_main, hsp, ahb, nfc, ipg, enumerator
91 clk[ahb] = imx_clk_divider("ahb", "mcu_main", base + MXC_CCM_PDR0, 3, 3); in _mx31_clocks_init()
/linux-4.4.14/Documentation/devicetree/bindings/iommu/
Dnvidia,tegra30-smmu.txt10 - nvidia,ahb : phandle to the ahb bus connected to SMMU.
20 nvidia,ahb = <&ahb>;
/linux-4.4.14/Documentation/devicetree/bindings/crypto/
Dsun4i-ss.txt7 - clocks : List of clock specifiers, corresponding to ahb and ss.
9 * "ahb" : AHB gating clock
14 - reset-names : must contain "ahb"
22 clock-names = "ahb", "mod";
/linux-4.4.14/Documentation/devicetree/bindings/clock/
Dnspire-clock.txt5 "lsi,nspire-cx-ahb-divider" for the AHB divider in the CX model
6 "lsi,nspire-classic-ahb-divider" for the AHB divider in the older model
14 - clocks: For the "nspire-*-ahb-divider" compatible clocks, this is the parent
Dqca,ath79-pll.txt20 - clock-output-names: should be "cpu", "ddr", "ahb"
32 clock-output-names = "cpu", "ddr", "ahb";
Dsunxi.txt22 "allwinner,sun4i-a10-ahb-clk" - for the AHB clock
23 "allwinner,sun5i-a13-ahb-clk" - for the AHB clock on A13
24 "allwinner,sun9i-a80-ahb-clk" - for the AHB bus clocks on A80
25 "allwinner,sun4i-a10-ahb-gates-clk" - for the AHB gates on A10
26 "allwinner,sun5i-a13-ahb-gates-clk" - for the AHB gates on A13
27 "allwinner,sun5i-a10s-ahb-gates-clk" - for the AHB gates on A10s
28 "allwinner,sun7i-a20-ahb-gates-clk" - for the AHB gates on A20
198 clock-names = "ahb";
200 reset-names = "ahb";
Dimx35-clock.txt23 ahb 8
113 clock-names = "ipg", "ahb", "per";
Dimx31-clock.txt23 ahb 8
Dimx25-clock.txt22 ahb 7
/linux-4.4.14/Documentation/devicetree/bindings/media/
Dcoda.txt16 - clocks : Should contain the ahb and per clocks, in the order
18 - clock-names : Should be "ahb", "per"
28 clock-names = "ahb", "per";
/linux-4.4.14/Documentation/devicetree/bindings/mmc/
Dsunxi-mmc.txt14 - clock-names : must contain "ahb", "mmc", "output" and "sample"
19 - reset-names : must contain "ahb"
29 clock-names = "ahb", "mod", "output", "sample";
/linux-4.4.14/Documentation/devicetree/bindings/display/rockchip/
Drockchip-vop.txt20 hclk_vop: for ahb bus to R/W the phy regs.
27 - ahb
44 reset-names = "axi", "ahb", "dclk";
/linux-4.4.14/Documentation/devicetree/bindings/spi/
Dspi-sun4i.txt9 - "ahb": the gated AHB parent clock
20 clock-names = "ahb", "mod";
Dspi-sun6i.txt9 - "ahb": the gated AHB parent clock
22 clock-names = "ahb", "mod";
Dspi-ath79.txt7 - clock-names: has to be "ahb".
20 clock-names = "ahb";
/linux-4.4.14/arch/mips/boot/dts/qca/
Dar9132.dtsi29 ahb {
94 clock-output-names = "cpu", "ddr", "ahb";
133 clock-names = "ahb";
Dar9132_tl_wr1043nd_v1.dts13 serial0 = "/ahb/apb/uart@18020000";
27 ahb {
/linux-4.4.14/arch/arm/boot/dts/
Dsun5i.dtsi156 ahb: ahb@01c20054 { label
158 compatible = "allwinner,sun5i-a13-ahb-clk";
161 clock-output-names = "ahb";
166 assigned-clocks = <&ahb>;
174 clocks = <&ahb>;
364 clock-names = "ahb", "mod";
378 clock-names = "ahb", "mod";
394 clock-names = "ahb",
411 clock-names = "ahb",
428 clock-names = "ahb",
[all …]
Dsun9i-a80.dtsi193 compatible = "allwinner,sun9i-a80-ahb-clk";
201 compatible = "allwinner,sun9i-a80-ahb-clk";
209 compatible = "allwinner,sun9i-a80-ahb-clk";
462 clock-names = "ahb", "mmc", "output", "sample";
464 reset-names = "ahb";
476 clock-names = "ahb", "mmc", "output", "sample";
478 reset-names = "ahb";
490 clock-names = "ahb", "mmc", "output", "sample";
492 reset-names = "ahb";
504 clock-names = "ahb", "mmc", "output", "sample";
[all …]
Dsun4i-a10.dtsi258 ahb: ahb@01c20054 { label
260 compatible = "allwinner,sun4i-a10-ahb-clk";
263 clock-output-names = "ahb";
268 compatible = "allwinner,sun4i-a10-ahb-gates-clk";
270 clocks = <&ahb>;
307 clocks = <&ahb>;
559 clock-names = "ahb", "mod";
573 clock-names = "ahb", "mod";
606 clock-names = "ahb",
623 clock-names = "ahb",
[all …]
Dnspire-classic.dtsi51 compatible = "lsi,nspire-classic-ahb-divider";
65 ahb {
Dimx35.dtsi177 clock-names = "ipg", "ahb";
220 clock-names = "ipg", "ahb", "per";
229 clock-names = "ipg", "ahb", "per";
238 clock-names = "ipg", "ahb", "per";
272 clock-names = "ipg", "ahb";
329 clock-names = "ipg", "ahb", "per";
Dimx27.dtsi98 clock-names = "ipg", "ahb";
471 clock-names = "ipg", "ahb", "per";
481 clock-names = "per", "ahb";
492 clock-names = "ipg", "ahb", "per";
504 clock-names = "ipg", "ahb", "per";
517 clock-names = "ipg", "ahb", "per";
535 clock-names = "ipg", "ahb";
557 clock-names = "ipg", "ahb";
Dsun6i-a31.dtsi478 clock-names = "ahb",
483 reset-names = "ahb";
497 clock-names = "ahb",
502 reset-names = "ahb";
516 clock-names = "ahb",
521 reset-names = "ahb";
535 clock-names = "ahb",
540 reset-names = "ahb";
947 clock-names = "ahb", "mod";
949 reset-names = "ahb";
[all …]
Dimx50.dtsi108 clock-names = "ipg", "ahb", "per";
120 clock-names = "ipg", "ahb", "per";
169 clock-names = "ipg", "ahb", "per";
181 clock-names = "ipg", "ahb", "per";
424 clock-names = "ipg", "ahb";
487 clock-names = "ipg", "ahb", "ptp";
Dsun7i-a20.dtsi261 ahb: ahb@01c20054 { label
263 compatible = "allwinner,sun5i-a13-ahb-clk";
266 clock-output-names = "ahb";
271 assigned-clocks = <&ahb>;
277 compatible = "allwinner,sun7i-a20-ahb-gates-clk";
279 clocks = <&ahb>;
312 clocks = <&ahb>;
643 clock-names = "ahb", "mod";
657 clock-names = "ahb", "mod";
690 clock-names = "ahb",
[all …]
Dimx53.dtsi123 clock-names = "sata", "sata_ref", "ahb";
196 clock-names = "ipg", "ahb", "per";
208 clock-names = "ipg", "ahb", "per";
259 clock-names = "ipg", "ahb", "per";
271 clock-names = "ipg", "ahb", "per";
652 clock-names = "ipg", "ahb";
742 clock-names = "ipg", "ahb", "ptp";
768 clock-names = "per", "ahb";
779 clock-names = "ipg", "ahb";
Dnspire-cx.dts43 compatible = "lsi,nspire-cx-ahb-divider";
91 ahb {
Dimx25.dtsi295 clock-names = "ipg", "ahb";
401 clock-names = "ipg", "ahb", "per";
410 clock-names = "ipg", "ahb", "per";
419 clock-names = "ipg", "ahb", "per";
462 clock-names = "ipg", "ahb";
516 clock-names = "ipg", "ahb", "per";
Dimx28-cfa10058.dts101 ahb@80080000 {
127 ahb@80080000 {
Dimx51.dtsi174 clock-names = "ipg", "ahb", "per";
185 clock-names = "ipg", "ahb", "per";
234 clock-names = "ipg", "ahb", "per";
246 clock-names = "ipg", "ahb", "per";
470 clock-names = "ipg", "ahb";
587 clock-names = "ipg", "ahb", "ptp";
Dimx28-cfa10057.dts134 ahb@80080000 {
160 ahb@80080000 {
Dat91sam9x25ek.dts17 ahb {
Dat91sam9g15.dtsi16 ahb {
Dat91sam9g35.dtsi17 ahb {
Dusb_a9260.dts24 ahb {
Dat91sam9x35.dtsi18 ahb {
Dat91sam9x25.dtsi19 ahb {
Dat91sam9g25.dtsi18 ahb {
Dat91sam9g15ek.dts18 ahb {
Dsama5d3_tcb1.dtsi19 ahb {
Dusb_a9g20_lpw.dts15 ahb {
Dat91sam9g25ek.dts17 ahb {
Dat91sam9x35ek.dts18 ahb {
Dsama5d3xdm.dtsi11 ahb {
Dat91sam9g35ek.dts18 ahb {
Dsama5d33ek.dts18 ahb {
Dsama5d36ek.dts18 ahb {
Dsama5d35ek.dts17 ahb {
Dsama5d31ek.dts18 ahb {
Dge863-pro3.dtsi28 ahb {
Dsama5d34ek.dts18 ahb {
Devk-pro3.dts24 ahb {
Dat91sam9g20ek_2mmc.dts15 ahb {
Dmpa1600.dts38 ahb {
Dat91-ariettag25.dts34 ahb {
Dat91sam9g20.dtsi28 ahb {
Dsun8i-a23-a33.dtsi275 clock-names = "ahb",
280 reset-names = "ahb";
294 clock-names = "ahb",
299 reset-names = "ahb";
313 clock-names = "ahb",
318 reset-names = "ahb";
Dethernut5.dts33 ahb {
Dat91sam9x5_usart3.dtsi18 ahb {
Dtny_a9260_common.dtsi37 ahb {
Dusb_a9g20-dab-mmx.dtsi10 ahb {
Dat91sam9x5_macb1.dtsi14 ahb {
Dat91-cosino_mega2560.dts22 ahb {
Dat91sam9x5_can.dtsi14 ahb {
Dimx28-m28evk.dts200 ahb@80080000 {
220 clock-names = "ipg", "ahb";
Dtny_a9263.dts42 ahb {
Dimx28-apf28.dts76 ahb@80080000 {
Dsama5d3_can.dtsi14 ahb {
Dat91sam9x5cm.dtsi25 ahb {
Dsama5d3_mci2.dtsi15 ahb {
Dimx6sl.dtsi661 clock-names = "ipg", "ahb";
747 clock-names = "ipg", "ahb";
758 clock-names = "ipg", "ahb", "per";
770 clock-names = "ipg", "ahb", "per";
782 clock-names = "ipg", "ahb", "per";
794 clock-names = "ipg", "ahb", "per";
Dusb_a9260_common.dtsi29 ahb {
Dsama5d3_emac.dtsi14 ahb {
Dsama5d3_uart.dtsi20 ahb {
Dat91sam9x5dm.dtsi13 ahb {
Dsun8i-a33.dtsi125 clock-names = "ahb", "mod";
127 reset-names = "ahb";
Dsun5i-a13.dtsi104 compatible = "allwinner,sun5i-a13-ahb-gates-clk";
106 clocks = <&ahb>;
Dimx1.dtsi93 clock-names = "ipg", "ahb", "per";
133 clock-names = "ipg", "ahb";
Dvfxxx.dtsi477 clock-names = "ipg", "ahb", "per";
488 clock-names = "ipg", "ahb", "per";
544 clock-names = "ipg", "ahb", "ptp";
555 clock-names = "ipg", "ahb", "ptp";
Dimx28-cfa10037.dts54 ahb@80080000 {
Dat91sam9x5_macb0.dtsi14 ahb {
Dspear600-evb.dts26 ahb {
Dimx6qdl.dtsi404 clock-names = "per", "ahb";
858 clock-names = "ipg", "ahb";
959 clock-names = "ipg", "ahb", "ptp";
977 clock-names = "ipg", "ahb", "per";
989 clock-names = "ipg", "ahb", "per";
1001 clock-names = "ipg", "ahb", "per";
1013 clock-names = "ipg", "ahb", "per";
Dspear300.dtsi17 ahb {
Dat91rm9200ek.dts33 ahb {
Dat91sam9x5_isi.dtsi14 ahb {
Daks-cdu.dts25 ahb {
Dat91-kizboxmini.dts35 ahb {
Dat91-cosino.dtsi47 ahb {
Dsama5d3xcm.dtsi32 ahb {
Dimx28-duckbill.dts75 ahb@80080000 {
Dusb_a9263.dts42 ahb {
Dsun5i-a10s.dtsi94 compatible = "allwinner,sun5i-a10s-ahb-gates-clk";
96 clocks = <&ahb>;
Dat91-kizbox.dts32 ahb {
Dpm9g45.dts42 ahb {
Dimx23-olinuxino.dts101 ahb@80080000 {
Dat91-foxg20.dts44 ahb {
Dimx7d.dtsi833 clock-names = "ipg", "ahb", "per";
845 clock-names = "ipg", "ahb", "per";
857 clock-names = "ipg", "ahb", "per";
873 clock-names = "ipg", "ahb", "ptp",
891 clock-names = "ipg", "ahb", "ptp",
Dimx28-cfa10036.dts114 ahb@80080000 {
Dat91-qil_a9260.dts41 ahb {
Danimeo_ip.dts53 ahb {
Dimx28-cfa10049.dts298 ahb@80080000 {
324 ahb@80080000 {
Dimx6sx.dtsi737 clock-names = "ipg", "ahb";
828 clock-names = "ipg", "ahb", "ptp",
851 clock-names = "ipg", "ahb", "per";
863 clock-names = "ipg", "ahb", "per";
875 clock-names = "ipg", "ahb", "per";
887 clock-names = "ipg", "ahb", "per";
937 clock-names = "ipg", "ahb", "ptp",
Dimx6ul.dtsi313 clock-names = "ipg", "ahb", "ptp",
580 clock-names = "ipg", "ahb", "ptp",
605 clock-names = "ipg", "ahb", "per";
617 clock-names = "ipg", "ahb", "per";
Dimx28-sps1.dts105 ahb@80080000 {
Dspear310.dtsi17 ahb {
Dimx23-evk.dts122 ahb@80080000 {
Dtegra114.dtsi217 ahb: ahb@6000c000 { label
218 compatible = "nvidia,tegra114-ahb", "nvidia,tegra30-ahb";
Dspear320-evb.dts27 ahb {
Dat91sam9g20ek_common.dtsi31 ahb {
Dnspire.dtsi71 ahb {
Dspear3xx.dtsi34 ahb {
Dspear310-evb.dts27 ahb {
Dat91-ariag25.dts55 ahb {
Dspear300-evb.dts27 ahb {
Dspear320.dtsi17 ahb {
Dat91sam9rlek.dts34 ahb {
Dat91sam9263ek.dts34 ahb {
Dphy3250.dts28 ahb {
Dat91-kizbox2.dts35 ahb {
Dat91sam9261ek.dts34 ahb {
Dat91sam9x5ek.dtsi20 ahb {
Dimx28.dtsi946 axi-ahb@8002e000 {
1193 ahb@80080000 {
1229 clock-names = "ipg", "ahb", "enet_out";
1238 clock-names = "ipg", "ahb";
Dimx28-apx4devkit.dts185 ahb@80080000 {
Dsama5d3_gmac.dtsi14 ahb {
Dimx23.dtsi393 axi-ahb@8002e000 {
555 ahb@80080000 {
Dspear1340.dtsi19 ahb {
Dwm8650.dtsi123 clkahb: ahb {
Dimx28-apf28dev.dts157 ahb@80080000 {
Dsama5d3xmb.dtsi14 ahb {
Dspear600.dtsi32 ahb {
Dat91sam9n12ek.dts35 ahb {
Dimx6q.dtsi152 clock-names = "sata", "sata_ref", "ahb";
Dea3250.dts28 ahb {
Dimx28-m28cu3.dts178 ahb@80080000 {
Dat91sam9x5_lcd.dtsi14 ahb {
Dspear320-hmi.dts27 ahb {
Dat91sam9m10g45ek.dts36 ahb {
Dat91-sama5d3_xplained.dts34 ahb {
Dwm8505.dtsi119 clkahb: ahb {
Dwm8850.dtsi140 clkahb: ahb {
Dtegra30.dtsi332 ahb: ahb@6000c000 { label
333 compatible = "nvidia,tegra30-ahb";
Dat91-sama5d4_xplained.dts70 ahb {
Dlpc32xx.dtsi30 ahb {
Dwm8750.dtsi129 clkahb: ahb {
Dspear13xx.dtsi81 ahb {
Dimx28-evk.dts247 ahb@80080000 {
Dspear1310-evb.dts27 ahb {
Dat91-sama5d2_xplained.dts72 ahb {
Dspear1310.dtsi19 ahb {
Dsama5d3_lcd.dtsi14 ahb {
Dat91-sama5d4ek.dts70 ahb {
Dtegra20.dtsi228 ahb@6000c000 {
229 compatible = "nvidia,tegra20-ahb";
Dspear1340-evb.dts27 ahb {
Dat91sam9261.dtsi68 ahb {
Drk3288.dtsi791 reset-names = "axi", "ahb", "dclk";
824 reset-names = "axi", "ahb", "dclk";
Dat91rm9200.dtsi74 ahb {
Dat91sam9rl.dtsi78 ahb {
Dat91sam9263.dtsi75 ahb {
Dat91sam9260.dtsi77 ahb {
Dat91sam9n12.dtsi72 ahb {
Dsama5d2.dtsi104 ahb {
Dat91sam9x5.dtsi80 ahb {
Dat91sam9g45.dtsi82 ahb {
Dsama5d3.dtsi87 ahb {
Dsama5d4.dtsi121 ahb {
/linux-4.4.14/Documentation/devicetree/bindings/usb/
Dallwinner,sun4i-a10-musb.txt8 - clocks : clock specifier for the musb controller ahb gate clock
9 - reset : reset specifier for the ahb reset (A31 and newer only)
Dci-hdrc-usb2.txt32 - ahb-burst-config: it is vendor dependent, the required value should be
41 "ahb-burst-config" is set to 0, if this property is missing the reset
47 "ahb-burst-config" is set to 0, if this property is missing the reset
75 ahb-burst-config = <0x0>;
/linux-4.4.14/Documentation/devicetree/bindings/ata/
Dimx-sata.txt14 - clock-names : should include "sata", "sata_ref" and "ahb" entries
35 clock-names = "sata", "sata_ref", "ahb";
/linux-4.4.14/Documentation/devicetree/bindings/mtd/
Dsunxi-nand.txt11 * "ahb" : AHB gating clock
33 clock-names = "ahb", "mod";
/linux-4.4.14/include/soc/tegra/
Dahb.h17 extern int tegra_ahb_enable_smmu(struct device_node *ahb);
/linux-4.4.14/drivers/gpu/drm/bridge/
DMakefile4 obj-$(CONFIG_DRM_DW_HDMI_AHB_AUDIO) += dw_hdmi-ahb-audio.o
/linux-4.4.14/drivers/net/wireless/ath/ath5k/
DMakefile20 ath5k-$(CONFIG_ATH5K_AHB) += ahb.o
/linux-4.4.14/sound/soc/samsung/
Didma.c153 u32 ahb = readl(idma.regs + I2SAHB); in idma_hw_params() local
155 ahb |= (AHB_DMARLD | AHB_INTMASK); in idma_hw_params()
157 writel(ahb, idma.regs + I2SAHB); in idma_hw_params()
/linux-4.4.14/drivers/iommu/
Dtegra-smmu.c757 struct device_node *ahb; in tegra_smmu_ahb_enable() local
759 ahb = of_find_matching_node(NULL, ahb_match); in tegra_smmu_ahb_enable()
760 if (ahb) { in tegra_smmu_ahb_enable()
761 tegra_ahb_enable_smmu(ahb); in tegra_smmu_ahb_enable()
762 of_node_put(ahb); in tegra_smmu_ahb_enable()
/linux-4.4.14/drivers/net/wireless/ath/ath9k/
DMakefile13 ath9k-$(CONFIG_ATH9K_AHB) += ahb.o
/linux-4.4.14/Documentation/devicetree/bindings/dma/
Dsun4i-dma.txt40 clock-names = "ahb", "mod";
Dsun6i-dma.txt44 clock-names = "ahb", "mod";
/linux-4.4.14/Documentation/devicetree/bindings/sound/
Dfsl,esai.txt28 "fsys" The system clock derived from ahb clock used to