Home
last modified time | relevance | path

Searched refs:to_i915 (Results 1 – 18 of 18) sorted by relevance

/linux-4.1.27/drivers/gpu/drm/i915/
Di915_gem_userptr.c75 struct drm_i915_private *dev_priv = to_i915(dev); in cancel_userptr()
319 mutex_lock(&to_i915(mm->dev)->mm_lock); in i915_mmu_notifier_find()
325 mutex_unlock(&to_i915(mm->dev)->mm_lock); in i915_mmu_notifier_find()
423 struct drm_i915_private *dev_priv = to_i915(obj->base.dev); in i915_gem_userptr_init__mm_struct()
482 mutex_unlock(&to_i915(mm->dev)->mm_lock); in __i915_mm_struct_free()
496 &to_i915(obj->base.dev)->mm_lock); in i915_gem_userptr_release__mm_struct()
586 list_add_tail(&obj->global_list, &to_i915(dev)->mm.unbound_list); in __i915_gem_userptr_get_pages_worker()
853 struct drm_i915_private *dev_priv = to_i915(dev); in i915_gem_init_userptr()
Di915_vgpu.c63 struct drm_i915_private *dev_priv = to_i915(dev); in i915_check_vgpu()
183 struct drm_i915_private *dev_priv = to_i915(dev); in intel_vgt_balloon()
Di915_gem_context.c535 for_each_ring(signaller, to_i915(ring->dev), i) { in mi_set_context()
560 for_each_ring(signaller, to_i915(ring->dev), i) { in mi_set_context()
843 return i915.enable_execlists || to_i915(dev)->hw_context_size; in contexts_enabled()
Dintel_dp_mst.c396 struct drm_i915_private *dev_priv = to_i915(connector->base.dev); in intel_connector_add_to_fbdev()
404 struct drm_i915_private *dev_priv = to_i915(connector->base.dev); in intel_connector_remove_from_fbdev()
Di915_gem_shrinker.c172 if (to_i915(dev)->mm.shrinker_no_lock_stealing) in i915_gem_shrinker_lock()
Di915_debugfs.c137 i915_cache_level_str(to_i915(obj->base.dev), obj->cache_level), in describe_obj()
1004 ret = i915_error_state_buf_init(&error_str, to_i915(error_priv->dev), count, *pos); in i915_error_state_read()
3908 latencies = to_i915(dev)->wm.pri_latency; in pri_wm_latency_show()
3924 latencies = to_i915(dev)->wm.spr_latency; in spr_wm_latency_show()
3940 latencies = to_i915(dev)->wm.cur_latency; in cur_wm_latency_show()
4024 latencies = to_i915(dev)->wm.pri_latency; in pri_wm_latency_write()
4040 latencies = to_i915(dev)->wm.spr_latency; in spr_wm_latency_write()
4056 latencies = to_i915(dev)->wm.cur_latency; in cur_wm_latency_write()
Di915_drv.h1838 static inline struct drm_i915_private *to_i915(const struct drm_device *dev) in to_i915() function
1845 return to_i915(dev_get_drvdata(dev)); in dev_to_i915()
2275 __p = to_i915((struct drm_device *)p); \
2526 return to_i915(dev)->vgpu.active; in intel_vgpu_active()
Dintel_ringbuffer.c538 struct drm_i915_private *dev_priv = to_i915(ring->dev); in stop_ring()
1909 struct drm_i915_private *dev_priv = to_i915(dev); in intel_pin_and_map_ringbuffer_obj()
2039 dev_priv = to_i915(ring->dev); in intel_cleanup_ring_buffer()
2899 if (ret && !i915_reset_in_progress(&to_i915(ring->dev)->gpu_error)) in intel_stop_ring_buffer()
Di915_sysfs.c563 ret = i915_error_state_buf_init(&error_str, to_i915(dev), count, off); in error_state_read()
Di915_gem_execbuffer.c1046 struct drm_i915_private *dev_priv = to_i915(ring->dev); in i915_gem_execbuffer_move_to_active()
1145 struct drm_i915_private *dev_priv = to_i915(batch_obj->base.dev); in i915_gem_execbuffer_parse()
Dintel_display.c3086 struct drm_i915_private *dev_priv = to_i915(dev); in intel_prepare_reset()
3111 struct drm_i915_private *dev_priv = to_i915(dev); in intel_finish_reset()
3773 struct drm_i915_private *dev_priv = to_i915(intel_crtc->base.dev); in page_flip_completed()
5266 struct drm_i915_private *dev_priv = to_i915(dev); in valleyview_crtc_enable()
5350 struct drm_i915_private *dev_priv = to_i915(dev); in i9xx_crtc_enable()
6468 chv_disable_pll(to_i915(dev), pipe); in vlv_force_pll_off()
6470 vlv_disable_pll(to_i915(dev), pipe); in vlv_force_pll_off()
11486 struct drm_i915_private *dev_priv = to_i915(dev); in __intel_set_mode_setup_plls()
Dintel_lrc.c780 if (ret && !i915_reset_in_progress(&to_i915(ring->dev)->gpu_error)) in intel_logical_ring_stop()
Di915_irq.c2329 struct drm_i915_private *dev_priv = to_i915(dev); in i915_reset_and_wakeup()
2970 struct i915_gpu_error *e = &to_i915(dev)->gpu_error; in i915_queue_hangcheck()
Dintel_hdmi.c1074 struct drm_i915_private *dev_priv = to_i915(connector->dev); in intel_hdmi_set_edid()
Dintel_dp.c4284 intel_display_power_get(to_i915(encoder->base.dev), power_domain); in intel_dp_power_get()
4294 intel_display_power_put(to_i915(encoder->base.dev), power_domain); in intel_dp_power_put()
Di915_gem_gtt.c983 struct drm_i915_private *dev_priv = to_i915(ppgtt->base.dev); in vgpu_mm_switch()
Dintel_pm.c847 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); in vlv_write_wm_values()
984 struct drm_i915_private *dev_priv = to_i915(dev); in vlv_compute_sr_wm()
Di915_gem.c3710 &to_i915(obj->base.dev)->gtt.base.inactive_list); in i915_gem_object_set_to_gtt_domain()