Searched refs:pll_data (Results 1 – 13 of 13) sorted by relevance
| /linux-4.1.27/drivers/clk/keystone/ |
| D | pll.c | 75 struct clk_pll_data *pll_data; member
84 struct clk_pll_data *pll_data = pll->pll_data; in clk_pllclk_recalc() local
92 if (pll_data->has_pllctrl) { in clk_pllclk_recalc()
93 val = readl(pll_data->pllm); in clk_pllclk_recalc()
94 mult = (val & pll_data->pllm_lower_mask); in clk_pllclk_recalc()
98 val = readl(pll_data->pll_ctl0); in clk_pllclk_recalc()
99 mult |= ((val & pll_data->pllm_upper_mask) in clk_pllclk_recalc()
100 >> pll_data->pllm_upper_shift); in clk_pllclk_recalc()
101 prediv = (val & pll_data->plld_mask); in clk_pllclk_recalc()
103 if (!pll_data->has_pllctrl) in clk_pllclk_recalc()
[all …]
|
| /linux-4.1.27/arch/c6x/include/asm/ |
| D | clock.h | 80 struct pll_data;
92 struct pll_data *pll_data; member
108 struct pll_data { struct
136 extern struct pll_data c6x_soc_pll1;
|
| /linux-4.1.27/arch/arm/mach-davinci/ |
| D | clock.c | 286 struct pll_data *pll; in clk_sysclk_recalc()
290 if (clk->pll_data) in clk_sysclk_recalc()
299 if (WARN_ON(!clk->parent->pll_data)) in clk_sysclk_recalc()
302 pll = clk->parent->pll_data; in clk_sysclk_recalc()
324 struct pll_data *pll; in davinci_set_sysclk_rate()
329 if (clk->pll_data) in davinci_set_sysclk_rate()
337 if (WARN_ON(!clk->parent->pll_data)) in davinci_set_sysclk_rate()
344 pll = clk->parent->pll_data; in davinci_set_sysclk_rate()
412 struct pll_data *pll = clk->pll_data; in clk_pllclk_recalc()
479 int davinci_set_pllrate(struct pll_data *pll, unsigned int prediv, in davinci_set_pllrate()
[all …]
|
| D | clock.h | 76 struct pll_data { struct
101 struct pll_data *pll_data; member
128 int davinci_set_pllrate(struct pll_data *pll, unsigned int prediv,
|
| D | dm644x.c | 45 static struct pll_data pll1_data = {
50 static struct pll_data pll2_data = {
63 .pll_data = &pll1_data,
111 .pll_data = &pll2_data,
|
| D | dm646x.c | 54 static struct pll_data pll1_data = {
59 static struct pll_data pll2_data = {
78 .pll_data = &pll1_data,
154 .pll_data = &pll2_data,
|
| D | dm355.c | 45 static struct pll_data pll1_data = {
51 static struct pll_data pll2_data = {
67 .pll_data = &pll1_data,
145 .pll_data = &pll2_data,
|
| D | da850.c | 53 static struct pll_data pll0_data = {
68 .pll_data = &pll0_data,
130 static struct pll_data pll1_data = {
139 .pll_data = &pll1_data,
1127 struct pll_data *pll = clk->pll_data; in da850_set_pll0rate()
|
| D | dm365.c | 56 static struct pll_data pll1_data = {
62 static struct pll_data pll2_data = {
77 .pll_data = &pll1_data,
166 .pll_data = &pll2_data,
|
| D | da830.c | 40 static struct pll_data pll0_data = {
54 .pll_data = &pll0_data,
|
| /linux-4.1.27/arch/c6x/platforms/ |
| D | pll.c | 204 static u32 pll_read(struct pll_data *pll, int reg) in pll_read()
212 struct pll_data *pll; in clk_sysclk_recalc()
221 if (WARN_ON(!clk->parent->pll_data)) in clk_sysclk_recalc()
224 pll = clk->parent->pll_data; in clk_sysclk_recalc()
273 struct pll_data *pll = clk->pll_data; in clk_pllclk_recalc()
335 if (clk->pll_data) in __init_clk()
|
| D | plldata.c | 36 struct pll_data c6x_soc_pll1 = {
42 .pll_data = &c6x_soc_pll1,
172 struct pll_data *pll = &c6x_soc_pll1; in c6455_setup_clocks()
210 struct pll_data *pll = &c6x_soc_pll1; in c6457_setup_clocks()
260 struct pll_data *pll = &c6x_soc_pll1; in c6472_setup_clocks()
309 struct pll_data *pll = &c6x_soc_pll1; in c6474_setup_clocks()
358 struct pll_data *pll = &c6x_soc_pll1; in c6678_setup_clocks()
423 struct pll_data *pll = &c6x_soc_pll1; in c64x_setup_clocks()
|
| /linux-4.1.27/drivers/clk/st/ |
| D | clkgen-pll.c | 394 struct clkgen_pll_data *pll_data, in clkgen_pll_register() argument
407 init.ops = pll_data->ops; in clkgen_pll_register()
413 pll->data = pll_data; in clkgen_pll_register()
548 struct clkgen_pll_data *pll_data, in clkgen_odf_register() argument
565 gate->reg = reg + pll_data->odf_gate[odf].offset; in clkgen_odf_register()
566 gate->bit_idx = pll_data->odf_gate[odf].shift; in clkgen_odf_register()
576 div->reg = reg + pll_data->odf[odf].offset; in clkgen_odf_register()
577 div->shift = pll_data->odf[odf].shift; in clkgen_odf_register()
578 div->width = fls(pll_data->odf[odf].mask); in clkgen_odf_register()
|