Home
last modified time | relevance | path

Searched refs:gtt_offset (Results 1 – 11 of 11) sorted by relevance

/linux-4.1.27/drivers/gpu/drm/i915/
Dintel_ringbuffer.c217 u32 scratch_addr = ring->scratch.gtt_offset + 2 * CACHELINE_BYTES; in intel_emit_post_sync_nonzero_flush()
254 u32 scratch_addr = ring->scratch.gtt_offset + 2 * CACHELINE_BYTES; in gen6_render_ring_flush()
325 u32 scratch_addr = ring->scratch.gtt_offset + 2 * CACHELINE_BYTES; in gen7_render_ring_flush()
408 u32 scratch_addr = ring->scratch.gtt_offset + 2 * CACHELINE_BYTES; in gen8_render_ring_flush()
689 ring->scratch.gtt_offset = i915_gem_obj_ggtt_offset(ring->scratch.obj); in intel_init_pipe_control()
697 ring->name, ring->scratch.gtt_offset); in intel_init_pipe_control()
1140 u64 gtt_offset = signaller->semaphore.signal_ggtt[i]; in gen8_rcs_signal() local
1141 if (gtt_offset == MI_SEMAPHORE_SYNC_INVALID) in gen8_rcs_signal()
1150 intel_ring_emit(signaller, lower_32_bits(gtt_offset)); in gen8_rcs_signal()
1151 intel_ring_emit(signaller, upper_32_bits(gtt_offset)); in gen8_rcs_signal()
[all …]
Di915_gem_stolen.c471 u32 gtt_offset, in i915_gem_object_create_stolen_for_preallocated() argument
485 stolen_offset, gtt_offset, size); in i915_gem_object_create_stolen_for_preallocated()
514 if (gtt_offset == I915_GTT_OFFSET_NONE) in i915_gem_object_create_stolen_for_preallocated()
528 vma->node.start = gtt_offset; in i915_gem_object_create_stolen_for_preallocated()
Di915_gpu_error.c199 err->gtt_offset, in print_error_buffers()
424 obj->gtt_offset); in i915_error_state_to_str()
431 dev_priv->ring[i].name, obj->gtt_offset); in i915_error_state_to_str()
450 obj->gtt_offset); in i915_error_state_to_str()
457 obj->gtt_offset); in i915_error_state_to_str()
473 obj->gtt_offset); in i915_error_state_to_str()
479 err_printf(m, "Semaphore page = 0x%08x\n", obj->gtt_offset); in i915_error_state_to_str()
598 dst->gtt_offset = i915_gem_obj_offset(src, vm); in i915_error_object_create()
600 dst->gtt_offset = -1; in i915_error_object_create()
602 reloc_offset = dst->gtt_offset; in i915_error_object_create()
[all …]
Dintel_ringbuffer.h287 u32 gtt_offset; member
Di915_drv.h478 u32 gtt_offset; member
504 u32 gtt_offset; member
2958 u32 gtt_offset,
Dintel_drv.h744 u32 gtt_offset; member
Dintel_display.c9611 crtc->unpin_work->gtt_offset && in page_flip_finished()
9674 intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset); in intel_gen2_queue_flip()
9706 intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset); in intel_gen3_queue_flip()
9737 intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset | in intel_gen4_queue_flip()
9772 intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset); in intel_gen6_queue_flip()
9867 intel_ring_emit(ring, ring->scratch.gtt_offset + 256); in intel_gen7_queue_flip()
9876 intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset); in intel_gen7_queue_flip()
9941 I915_WRITE(PLANE_SURF(pipe, 0), intel_crtc->unpin_work->gtt_offset); in skl_do_mmio_flip()
9966 intel_crtc->unpin_work->gtt_offset); in ilk_do_mmio_flip()
10078 return addr == work->gtt_offset; in __intel_pageflip_stall_check()
[all …]
Dintel_lrc.c1292 u32 scratch_addr = ring->scratch.gtt_offset + 2 * CACHELINE_BYTES; in gen8_emit_flush_render()
Di915_debugfs.c598 seq_printf(m, "New framebuffer address 0x%08lx\n", (long)work->gtt_offset); in i915_gem_pageflip_info()
599 seq_printf(m, "MMIO update completed? %d\n", addr == work->gtt_offset); in i915_gem_pageflip_info()
/linux-4.1.27/include/drm/
Ddrm_agpsupport.h39 uint32_t gtt_offset,
88 uint32_t gtt_offset, in drm_agp_bind_pages() argument
/linux-4.1.27/drivers/gpu/drm/
Ddrm_agpsupport.c474 uint32_t gtt_offset, in drm_agp_bind_pages() argument
495 ret = agp_bind_memory(mem, gtt_offset / PAGE_SIZE); in drm_agp_bind_pages()