Home
last modified time | relevance | path

Searched refs:PORT_REG (Results 1 – 2 of 2) sorted by relevance

/linux-4.1.27/drivers/net/ethernet/chelsio/cxgb4/
Dt4_hw.c2752 int_cause_reg = PORT_REG(port, XGMAC_PORT_INT_CAUSE_A); in xgmac_intr_handler()
2768 t4_write_reg(adap, PORT_REG(port, XGMAC_PORT_INT_CAUSE_A), v); in xgmac_intr_handler()
3467 (is_t4(adap->params.chip) ? PORT_REG(idx, MPS_PORT_STAT_##name##_L) : \ in t4_get_port_stats()
3550 mag_id_reg_l = PORT_REG(port, XGMAC_PORT_MAGIC_MACID_LO); in t4_wol_magic_enable()
3551 mag_id_reg_h = PORT_REG(port, XGMAC_PORT_MAGIC_MACID_HI); in t4_wol_magic_enable()
3552 port_cfg_reg = PORT_REG(port, XGMAC_PORT_CFG2_A); in t4_wol_magic_enable()
3592 port_cfg_reg = PORT_REG(port, XGMAC_PORT_CFG2_A); in t4_wol_pat_enable()
3605 PORT_REG(port, XGMAC_PORT_EPIO_##name##_A) : \ in t4_wol_pat_enable()
3632 t4_set_reg_field(adap, PORT_REG(port, XGMAC_PORT_CFG2_A), 0, PATEN_F); in t4_wol_pat_enable()
Dt4_regs.h56 #define PORT_REG(idx, reg) (PORT_BASE(idx) + (reg)) macro