Home
last modified time | relevance | path

Searched refs:I915_GEM_GPU_DOMAINS (Results 1 – 8 of 8) sorted by relevance

/linux-4.1.27/drivers/gpu/drm/i915/
Di915_gem_debug.c51 (obj->base.read_domains & I915_GEM_GPU_DOMAINS) == 0) { in i915_verify_lists()
73 (obj->base.write_domain & I915_GEM_GPU_DOMAINS) == 0 || in i915_verify_lists()
91 (obj->base.write_domain & I915_GEM_GPU_DOMAINS) == 0) { in i915_verify_lists()
107 (obj->base.write_domain & I915_GEM_GPU_DOMAINS)) { in i915_verify_lists()
Di915_gem_gtt.c961 ret = ring->flush(ring, I915_GEM_GPU_DOMAINS, I915_GEM_GPU_DOMAINS); in hsw_mm_switch()
996 ret = ring->flush(ring, I915_GEM_GPU_DOMAINS, I915_GEM_GPU_DOMAINS); in gen7_mm_switch()
1014 ret = ring->flush(ring, I915_GEM_GPU_DOMAINS, I915_GEM_GPU_DOMAINS); in gen7_mm_switch()
Dintel_ringbuffer.c2360 if (invalidate & I915_GEM_GPU_DOMAINS) in gen6_bsd_ring_flush()
2860 ret = ring->flush(ring, 0, I915_GEM_GPU_DOMAINS); in intel_ring_flush_all_caches()
2864 trace_i915_gem_ring_flush(ring, 0, I915_GEM_GPU_DOMAINS); in intel_ring_flush_all_caches()
2878 flush_domains = I915_GEM_GPU_DOMAINS; in intel_ring_invalidate_all_caches()
2880 ret = ring->flush(ring, I915_GEM_GPU_DOMAINS, flush_domains); in intel_ring_invalidate_all_caches()
2884 trace_i915_gem_ring_flush(ring, I915_GEM_GPU_DOMAINS, flush_domains); in intel_ring_invalidate_all_caches()
Dintel_lrc.c591 flush_domains = I915_GEM_GPU_DOMAINS; in logical_ring_invalidate_all_caches()
594 I915_GEM_GPU_DOMAINS, flush_domains); in logical_ring_invalidate_all_caches()
802 ret = ring->emit_flush(ringbuf, ctx, 0, I915_GEM_GPU_DOMAINS); in logical_ring_flush_all_caches()
1269 if (invalidate_domains & I915_GEM_GPU_DOMAINS) { in gen8_emit_flush()
Di915_gem_execbuffer.c429 & ~I915_GEM_GPU_DOMAINS)) { in i915_gem_execbuffer_relocate_entry()
720 obj->base.pending_read_domains = I915_GEM_GPU_DOMAINS & ~I915_GEM_DOMAIN_COMMAND; in i915_gem_execbuffer_reserve()
1041 obj->base.write_domain &= ~I915_GEM_GPU_DOMAINS; in i915_gem_execbuffer_move_to_active()
Di915_gem.c1455 if (write_domain & I915_GEM_GPU_DOMAINS) in i915_gem_set_domain_ioctl()
1458 if (read_domains & I915_GEM_GPU_DOMAINS) in i915_gem_set_domain_ioctl()
2051 BUG_ON(obj->base.read_domains & I915_GEM_GPU_DOMAINS); in i915_gem_object_get_pages_gtt()
2052 BUG_ON(obj->base.write_domain & I915_GEM_GPU_DOMAINS); in i915_gem_object_get_pages_gtt()
2224 BUG_ON(obj->base.write_domain & ~I915_GEM_GPU_DOMAINS); in i915_gem_object_move_to_inactive()
3962 if ((obj->base.read_domains & I915_GEM_GPU_DOMAINS) == 0) in i915_gem_object_finish_gpu()
3970 obj->base.read_domains &= ~I915_GEM_GPU_DOMAINS; in i915_gem_object_finish_gpu()
Di915_gem_context.c510 ret = ring->flush(ring, I915_GEM_GPU_DOMAINS, 0); in mi_set_context()
Di915_drv.h220 #define I915_GEM_GPU_DOMAINS \ macro