Home
last modified time | relevance | path

Searched refs:FRATE (Results 1 – 14 of 14) sorted by relevance

/linux-4.1.27/drivers/clk/samsung/
Dclk-exynos5440.c36 FRATE(0, "xtal", NULL, CLK_IS_ROOT, 0),
41 FRATE(0, "ppll", NULL, CLK_IS_ROOT, 1000000000),
42 FRATE(0, "usb_phy0", NULL, CLK_IS_ROOT, 60000000),
43 FRATE(0, "usb_phy1", NULL, CLK_IS_ROOT, 60000000),
44 FRATE(0, "usb_ohci12", NULL, CLK_IS_ROOT, 12000000),
45 FRATE(0, "usb_ohci48", NULL, CLK_IS_ROOT, 48000000),
Dclk-exynos5260.c1436 FRATE(PHYCLK_DPTX_PHY_CH3_TXD_CLK, "phyclk_dptx_phy_ch3_txd_clk", NULL,
1438 FRATE(PHYCLK_DPTX_PHY_CH2_TXD_CLK, "phyclk_dptx_phy_ch2_txd_clk", NULL,
1440 FRATE(PHYCLK_DPTX_PHY_CH1_TXD_CLK, "phyclk_dptx_phy_ch1_txd_clk", NULL,
1442 FRATE(PHYCLK_DPTX_PHY_CH0_TXD_CLK, "phyclk_dptx_phy_ch0_txd_clk", NULL,
1444 FRATE(phyclk_hdmi_phy_tmds_clko, "phyclk_hdmi_phy_tmds_clko", NULL,
1446 FRATE(PHYCLK_HDMI_PHY_PIXEL_CLKO, "phyclk_hdmi_phy_pixel_clko", NULL,
1448 FRATE(PHYCLK_HDMI_LINK_O_TMDS_CLKHI, "phyclk_hdmi_link_o_tmds_clkhi",
1450 FRATE(PHYCLK_MIPI_DPHY_4L_M_TXBYTECLKHS,
1453 FRATE(PHYCLK_DPTX_PHY_O_REF_CLK_24M, "phyclk_dptx_phy_o_ref_clk_24m",
1455 FRATE(PHYCLK_DPTX_PHY_CLK_DIV2, "phyclk_dptx_phy_clk_div2", NULL,
[all …]
Dclk-exynos5433.c256 FRATE(0, "ioclk_audiocdclk1", NULL, CLK_IS_ROOT, 100000000),
257 FRATE(0, "ioclk_audiocdclk0", NULL, CLK_IS_ROOT, 100000000),
259 FRATE(0, "ioclk_spdif_extclk", NULL, CLK_IS_ROOT, 100000000),
261 FRATE(0, "ioclk_spi4_clk_in", NULL, CLK_IS_ROOT, 50000000),
262 FRATE(0, "ioclk_spi3_clk_in", NULL, CLK_IS_ROOT, 50000000),
263 FRATE(0, "ioclk_spi2_clk_in", NULL, CLK_IS_ROOT, 50000000),
264 FRATE(0, "ioclk_spi1_clk_in", NULL, CLK_IS_ROOT, 50000000),
265 FRATE(0, "ioclk_spi0_clk_in", NULL, CLK_IS_ROOT, 50000000),
267 FRATE(0, "ioclk_i2s1_bclk_in", NULL, CLK_IS_ROOT, 12288000),
2033 FRATE(CLK_PHYCLK_USBDRD30_UDRD30_PHYCLOCK_PHY,
[all …]
Dclk-s3c2443.c376 FRATE(0, "xti", NULL, CLK_IS_ROOT, 0),
377 FRATE(0, "ext", NULL, CLK_IS_ROOT, 0),
378 FRATE(0, "ext_i2s", NULL, CLK_IS_ROOT, 0),
379 FRATE(0, "ext_uart", NULL, CLK_IS_ROOT, 0),
Dclk-exynos5250.c262 FRATE(CLK_FIN_PLL, "fin_pll", NULL, CLK_IS_ROOT, 0),
267 FRATE(CLK_SCLK_HDMIPHY, "sclk_hdmiphy", NULL, CLK_IS_ROOT, 24000000),
268 FRATE(0, "sclk_hdmi27m", NULL, CLK_IS_ROOT, 27000000),
269 FRATE(0, "sclk_dptxphy", NULL, CLK_IS_ROOT, 24000000),
270 FRATE(0, "sclk_uhostphy", NULL, CLK_IS_ROOT, 48000000),
Dclk-s5pv210.c508 FRATE(SCLK_HDMI27M, "sclk_hdmi27m", NULL, CLK_IS_ROOT, 27000000),
509 FRATE(SCLK_HDMIPHY, "sclk_hdmiphy", NULL, CLK_IS_ROOT, 27000000),
510 FRATE(SCLK_USBPHY0, "sclk_usbphy0", NULL, CLK_IS_ROOT, 48000000),
511 FRATE(SCLK_USBPHY1, "sclk_usbphy1", NULL, CLK_IS_ROOT, 48000000),
516 FRATE(SCLK_USBPHY0, "sclk_usbphy0", NULL, CLK_IS_ROOT, 30000000),
Dclk-s3c64xx.c180 FRATE(0, "fin_pll", NULL, CLK_IS_ROOT, 0),
181 FRATE(0, "xusbxti", NULL, CLK_IS_ROOT, 0),
186 FRATE(CLK27M, "clk27m", NULL, CLK_IS_ROOT, 27000000),
187 FRATE(CLK48M, "clk48m", NULL, CLK_IS_ROOT, 48000000),
Dclk-s3c2412.c237 FRATE(XTI, "xti", NULL, CLK_IS_ROOT, 0),
238 FRATE(0, "ext", NULL, CLK_IS_ROOT, 0),
Dclk-exynos5420.c483 FRATE(CLK_FIN_PLL, "fin_pll", NULL, CLK_IS_ROOT, 0),
488 FRATE(CLK_SCLK_HDMIPHY, "sclk_hdmiphy", NULL, CLK_IS_ROOT, 24000000),
489 FRATE(0, "sclk_pwi", NULL, CLK_IS_ROOT, 24000000),
490 FRATE(0, "sclk_usbh20", NULL, CLK_IS_ROOT, 48000000),
491 FRATE(0, "mphy_refclk_ixtal24", NULL, CLK_IS_ROOT, 48000000),
492 FRATE(0, "sclk_usbh20_scan_clk", NULL, CLK_IS_ROOT, 480000000),
Dclk-exynos4.c502 FRATE(CLK_XXTI, "xxti", NULL, CLK_IS_ROOT, 0),
503 FRATE(CLK_XUSBXTI, "xusbxti", NULL, CLK_IS_ROOT, 0),
508 FRATE(0, "sclk_hdmi24m", NULL, CLK_IS_ROOT, 24000000),
509 FRATE(CLK_SCLK_HDMIPHY, "sclk_hdmiphy", "hdmi", 0, 27000000),
510 FRATE(0, "sclk_usbphy0", NULL, CLK_IS_ROOT, 48000000),
514 FRATE(0, "sclk_usbphy1", NULL, CLK_IS_ROOT, 48000000),
Dclk.h69 #define FRATE(_id, cname, pname, f, frate) \ macro
Dclk-s3c2410.c349 FRATE(XTI, "xti", NULL, CLK_IS_ROOT, 0),
Dclk-exynos7.c811 FRATE(0, "phyclk_usbdrd300_udrd30_phyclock", NULL,
813 FRATE(0, "phyclk_usbdrd300_udrd30_pipe_pclk", NULL,
Dclk-exynos4415.c279 FRATE(CLK_SCLK_HDMIPHY, "sclk_hdmiphy", NULL, CLK_IS_ROOT, 27000000),