Home
last modified time | relevance | path

Searched defs:TCR (Results 1 – 24 of 24) sorted by relevance

/linux-4.4.14/drivers/staging/rtl8712/
Drtl8712_cmdctrl_regdef.h26 #define TCR (RTL8712_CMDCTRL_ + 0x0004) macro
/linux-4.4.14/arch/sh/include/asm/
Ddma-register.h19 #define TCR 0x08 /* Transfer Count Register */ macro
/linux-4.4.14/drivers/clocksource/
Dtimer-keystone.c28 #define TCR 0x20 macro
Dh8300_tpu.c23 #define TCR 0 macro
Dh8300_timer16.c32 #define TCR 0 macro
Dsh_tmu.c77 #define TCR 2 /* channel register */ macro
Dsh_mtu2.c60 #define TCR 0 /* channel register */ macro
/linux-4.4.14/drivers/watchdog/
Ddavinci_wdt.c37 #define TCR (0x20) macro
/linux-4.4.14/drivers/net/ethernet/smsc/
Dsmc9194.h64 #define TCR 0 /* transmit control register */ macro
Dsmc91c92_cs.c148 #define TCR 0 /* transmit control register */ macro
/linux-4.4.14/arch/arm/mach-davinci/
Dtime.c51 #define TCR 0x20 macro
/linux-4.4.14/sound/soc/dwc/
Ddesignware_i2s.c42 #define TCR(x) (0x40 * x + 0x034) macro
/linux-4.4.14/drivers/dma/sh/
Dshdmac.c44 #define TCR 0x08 /* Transfer Count Register */ macro
/linux-4.4.14/drivers/net/usb/
Drtl8150.c27 #define TCR 0x012f macro
/linux-4.4.14/drivers/net/ethernet/amd/
Dariadne.h381 volatile u_char TCR; /* Timer Control Register */ member
/linux-4.4.14/drivers/staging/rtl8192u/
Dr8192U_hw.h123 TCR = 0x040, // Transmit Configuration Register enumerator
/linux-4.4.14/drivers/staging/rtl8192e/rtl8192e/
Dr8192E_hw.h138 TCR = 0x040, enumerator
/linux-4.4.14/drivers/net/wan/
Dhd64572.h108 #define TCR 0x152 /* Tx DMA Critical Request Reg */ macro
/linux-4.4.14/drivers/net/ethernet/via/
Dvia-velocity.h209 u8 TCR; member
980 volatile u8 TCR; member
/linux-4.4.14/arch/m68k/include/asm/
DMC68EZ328.h603 #define TCR WORD_REF(TCR_ADDR) macro
DMC68328.h748 #define TCR TCR1 macro
DMC68VZ328.h696 #define TCR WORD_REF(TCR_ADDR) macro
/linux-4.4.14/drivers/net/wireless/realtek/rtlwifi/rtl8192se/
Dreg.h61 #define TCR 0x0044 macro
/linux-4.4.14/drivers/tty/
Dsynclink_gt.c395 #define TCR 0x82 /* tx control */ macro