1/*
2 * ADV7393 encoder related structure and register definitions
3 *
4 * Copyright (C) 2010-2012 ADVANSEE - http://www.advansee.com/
5 * Beno��t Th��baudeau <benoit.thebaudeau@advansee.com>
6 *
7 * Based on ADV7343 driver,
8 *
9 * Copyright (C) 2009 Texas Instruments Incorporated - http://www.ti.com/
10 *
11 * This program is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation version 2.
14 *
15 * This program is distributed .as is. WITHOUT ANY WARRANTY of any
16 * kind, whether express or implied; without even the implied warranty
17 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
18 * GNU General Public License for more details.
19 */
20
21#ifndef ADV7393_REGS_H
22#define ADV7393_REGS_H
23
24struct adv7393_std_info {
25	u32 standard_val3;
26	u32 fsc_val;
27	v4l2_std_id stdid;
28};
29
30/* Register offset macros */
31#define ADV7393_POWER_MODE_REG		(0x00)
32#define ADV7393_MODE_SELECT_REG		(0x01)
33#define ADV7393_MODE_REG0		(0x02)
34
35#define ADV7393_DAC123_OUTPUT_LEVEL	(0x0B)
36
37#define ADV7393_SOFT_RESET		(0x17)
38
39#define ADV7393_HD_MODE_REG1		(0x30)
40#define ADV7393_HD_MODE_REG2		(0x31)
41#define ADV7393_HD_MODE_REG3		(0x32)
42#define ADV7393_HD_MODE_REG4		(0x33)
43#define ADV7393_HD_MODE_REG5		(0x34)
44#define ADV7393_HD_MODE_REG6		(0x35)
45
46#define ADV7393_HD_MODE_REG7		(0x39)
47
48#define ADV7393_SD_MODE_REG1		(0x80)
49#define ADV7393_SD_MODE_REG2		(0x82)
50#define ADV7393_SD_MODE_REG3		(0x83)
51#define ADV7393_SD_MODE_REG4		(0x84)
52#define ADV7393_SD_MODE_REG5		(0x86)
53#define ADV7393_SD_MODE_REG6		(0x87)
54#define ADV7393_SD_MODE_REG7		(0x88)
55#define ADV7393_SD_MODE_REG8		(0x89)
56
57#define ADV7393_SD_TIMING_REG0		(0x8A)
58
59#define ADV7393_FSC_REG0		(0x8C)
60#define ADV7393_FSC_REG1		(0x8D)
61#define ADV7393_FSC_REG2		(0x8E)
62#define ADV7393_FSC_REG3		(0x8F)
63
64#define ADV7393_SD_CGMS_WSS0		(0x99)
65
66#define ADV7393_SD_HUE_ADJUST		(0xA0)
67#define ADV7393_SD_BRIGHTNESS_WSS	(0xA1)
68
69/* Default values for the registers */
70#define ADV7393_POWER_MODE_REG_DEFAULT		(0x10)
71#define ADV7393_HD_MODE_REG1_DEFAULT		(0x3C)	/* Changed Default
72							   720p EAV/SAV code*/
73#define ADV7393_HD_MODE_REG2_DEFAULT		(0x01)	/* Changed Pixel data
74							   valid */
75#define ADV7393_HD_MODE_REG3_DEFAULT		(0x00)	/* Color delay 0 clks */
76#define ADV7393_HD_MODE_REG4_DEFAULT		(0xEC)	/* Changed */
77#define ADV7393_HD_MODE_REG5_DEFAULT		(0x08)
78#define ADV7393_HD_MODE_REG6_DEFAULT		(0x00)
79#define ADV7393_HD_MODE_REG7_DEFAULT		(0x00)
80#define ADV7393_SOFT_RESET_DEFAULT		(0x02)
81#define ADV7393_COMPOSITE_POWER_VALUE		(0x10)
82#define ADV7393_COMPONENT_POWER_VALUE		(0x1C)
83#define ADV7393_SVIDEO_POWER_VALUE		(0x0C)
84#define ADV7393_SD_HUE_ADJUST_DEFAULT		(0x80)
85#define ADV7393_SD_BRIGHTNESS_WSS_DEFAULT	(0x00)
86
87#define ADV7393_SD_CGMS_WSS0_DEFAULT		(0x10)
88
89#define ADV7393_SD_MODE_REG1_DEFAULT		(0x10)
90#define ADV7393_SD_MODE_REG2_DEFAULT		(0xC9)
91#define ADV7393_SD_MODE_REG3_DEFAULT		(0x00)
92#define ADV7393_SD_MODE_REG4_DEFAULT		(0x00)
93#define ADV7393_SD_MODE_REG5_DEFAULT		(0x02)
94#define ADV7393_SD_MODE_REG6_DEFAULT		(0x8C)
95#define ADV7393_SD_MODE_REG7_DEFAULT		(0x14)
96#define ADV7393_SD_MODE_REG8_DEFAULT		(0x00)
97
98#define ADV7393_SD_TIMING_REG0_DEFAULT		(0x0C)
99
100/* Bit masks for Mode Select Register */
101#define INPUT_MODE_MASK			(0x70)
102#define SD_INPUT_MODE			(0x00)
103#define HD_720P_INPUT_MODE		(0x10)
104#define HD_1080I_INPUT_MODE		(0x10)
105
106/* Bit masks for Mode Register 0 */
107#define TEST_PATTERN_BLACK_BAR_EN	(0x04)
108#define YUV_OUTPUT_SELECT		(0x20)
109#define RGB_OUTPUT_SELECT		(0xDF)
110
111/* Bit masks for SD brightness/WSS */
112#define SD_BRIGHTNESS_VALUE_MASK	(0x7F)
113#define SD_BLANK_WSS_DATA_MASK		(0x80)
114
115/* Bit masks for soft reset register */
116#define SOFT_RESET			(0x02)
117
118/* Bit masks for HD Mode Register 1 */
119#define OUTPUT_STD_MASK		(0x03)
120#define OUTPUT_STD_SHIFT	(0)
121#define OUTPUT_STD_EIA0_2	(0x00)
122#define OUTPUT_STD_EIA0_1	(0x01)
123#define OUTPUT_STD_FULL		(0x02)
124#define EMBEDDED_SYNC		(0x04)
125#define EXTERNAL_SYNC		(0xFB)
126#define STD_MODE_MASK		(0x1F)
127#define STD_MODE_SHIFT		(3)
128#define STD_MODE_720P		(0x05)
129#define STD_MODE_720P_25	(0x08)
130#define STD_MODE_720P_30	(0x07)
131#define STD_MODE_720P_50	(0x06)
132#define STD_MODE_1080I		(0x0D)
133#define STD_MODE_1080I_25	(0x0E)
134#define STD_MODE_1080P_24	(0x11)
135#define STD_MODE_1080P_25	(0x10)
136#define STD_MODE_1080P_30	(0x0F)
137#define STD_MODE_525P		(0x00)
138#define STD_MODE_625P		(0x03)
139
140/* Bit masks for SD Mode Register 1 */
141#define SD_STD_MASK		(0x03)
142#define SD_STD_NTSC		(0x00)
143#define SD_STD_PAL_BDGHI	(0x01)
144#define SD_STD_PAL_M		(0x02)
145#define SD_STD_PAL_N		(0x03)
146#define SD_LUMA_FLTR_MASK	(0x07)
147#define SD_LUMA_FLTR_SHIFT	(2)
148#define SD_CHROMA_FLTR_MASK	(0x07)
149#define SD_CHROMA_FLTR_SHIFT	(5)
150
151/* Bit masks for SD Mode Register 2 */
152#define SD_PRPB_SSAF_EN		(0x01)
153#define SD_PRPB_SSAF_DI		(0xFE)
154#define SD_DAC_OUT1_EN		(0x02)
155#define SD_DAC_OUT1_DI		(0xFD)
156#define SD_PEDESTAL_EN		(0x08)
157#define SD_PEDESTAL_DI		(0xF7)
158#define SD_SQUARE_PIXEL_EN	(0x10)
159#define SD_SQUARE_PIXEL_DI	(0xEF)
160#define SD_PIXEL_DATA_VALID	(0x40)
161#define SD_ACTIVE_EDGE_EN	(0x80)
162#define SD_ACTIVE_EDGE_DI	(0x7F)
163
164/* Bit masks for HD Mode Register 6 */
165#define HD_PRPB_SYNC_EN		(0x04)
166#define HD_PRPB_SYNC_DI		(0xFB)
167#define HD_DAC_SWAP_EN		(0x08)
168#define HD_DAC_SWAP_DI		(0xF7)
169#define HD_GAMMA_CURVE_A	(0xEF)
170#define HD_GAMMA_CURVE_B	(0x10)
171#define HD_GAMMA_EN		(0x20)
172#define HD_GAMMA_DI		(0xDF)
173#define HD_ADPT_FLTR_MODEA	(0xBF)
174#define HD_ADPT_FLTR_MODEB	(0x40)
175#define HD_ADPT_FLTR_EN		(0x80)
176#define HD_ADPT_FLTR_DI		(0x7F)
177
178#define ADV7393_BRIGHTNESS_MAX	(63)
179#define ADV7393_BRIGHTNESS_MIN	(-64)
180#define ADV7393_BRIGHTNESS_DEF	(0)
181#define ADV7393_HUE_MAX		(127)
182#define ADV7393_HUE_MIN		(-128)
183#define ADV7393_HUE_DEF		(0)
184#define ADV7393_GAIN_MAX	(64)
185#define ADV7393_GAIN_MIN	(-64)
186#define ADV7393_GAIN_DEF	(0)
187
188#endif
189