1synopsys DWC3 CORE
2
3DWC3- USB3 CONTROLLER. Complies to the generic USB binding properties
4      as described in 'usb/generic.txt'
5
6Required properties:
7 - compatible: must be "snps,dwc3"
8 - reg : Address and length of the register set for the device
9 - interrupts: Interrupts used by the dwc3 controller.
10
11Optional properties:
12 - usb-phy : array of phandle for the PHY device.  The first element
13   in the array is expected to be a handle to the USB2/HS PHY and
14   the second element is expected to be a handle to the USB3/SS PHY
15 - phys: from the *Generic PHY* bindings
16 - phy-names: from the *Generic PHY* bindings
17 - tx-fifo-resize: determines if the FIFO *has* to be reallocated.
18 - snps,usb3_lpm_capable: determines if platform is USB3 LPM capable
19 - snps,disable_scramble_quirk: true when SW should disable data scrambling.
20	Only really useful for FPGA builds.
21 - snps,has-lpm-erratum: true when DWC3 was configured with LPM Erratum enabled
22 - snps,lpm-nyet-threshold: LPM NYET threshold
23 - snps,u2exit_lfps_quirk: set if we want to enable u2exit lfps quirk
24 - snps,u2ss_inp3_quirk: set if we enable P3 OK for U2/SS Inactive quirk
25 - snps,req_p1p2p3_quirk: when set, the core will always request for
26			P1/P2/P3 transition sequence.
27 - snps,del_p1p2p3_quirk: when set core will delay P1/P2/P3 until a certain
28			amount of 8B10B errors occur.
29 - snps,del_phy_power_chg_quirk: when set core will delay PHY power change
30			from P0 to P1/P2/P3.
31 - snps,lfps_filter_quirk: when set core will filter LFPS reception.
32 - snps,rx_detect_poll_quirk: when set core will disable a 400us delay to start
33			Polling LFPS after RX.Detect.
34 - snps,tx_de_emphasis_quirk: when set core will set Tx de-emphasis value.
35 - snps,tx_de_emphasis: the value driven to the PHY is controlled by the
36			LTSSM during USB3 Compliance mode.
37 - snps,dis_u3_susphy_quirk: when set core will disable USB3 suspend phy.
38 - snps,dis_u2_susphy_quirk: when set core will disable USB2 suspend phy.
39 - snps,dis_enblslpm_quirk: when set clears the enblslpm in GUSB2PHYCFG,
40			disabling the suspend signal to the PHY.
41 - snps,is-utmi-l1-suspend: true when DWC3 asserts output signal
42			utmi_l1_suspend_n, false when asserts utmi_sleep_n
43 - snps,hird-threshold: HIRD threshold
44 - snps,hsphy_interface: High-Speed PHY interface selection between "utmi" for
45   UTMI+ and "ulpi" for ULPI when the DWC_USB3_HSPHY_INTERFACE has value 3.
46 - snps,quirk-frame-length-adjustment: Value for GFLADJ_30MHZ field of GFLADJ
47	register for post-silicon frame length adjustment when the
48	fladj_30mhz_sdbnd signal is invalid or incorrect.
49
50This is usually a subnode to DWC3 glue to which it is connected.
51
52dwc3@4a030000 {
53	compatible = "snps,dwc3";
54	reg = <0x4a030000 0xcfff>;
55	interrupts = <0 92 4>
56	usb-phy = <&usb2_phy>, <&usb3,phy>;
57	tx-fifo-resize;
58};
59