Searched refs:write_control_reg (Results 1 - 7 of 7) sorted by relevance

/linux-4.4.14/sound/pci/echoaudio/
H A Dechoaudio_3g.c72 register. write_control_reg sends the new control register value to the DSP. */ write_control_reg()
73 static int write_control_reg(struct echoaudio *chip, u32 ctl, u32 frq, write_control_reg() function
182 return write_control_reg(chip, control_reg, get_frq_reg(chip), 0); set_professional_spdif()
245 err = write_control_reg(chip, E3G_48KHZ, load_asic()
321 return write_control_reg(chip, control_reg, frq_reg, 0); set_sample_rate()
370 return write_control_reg(chip, control_reg, get_frq_reg(chip), 1); set_input_clock()
423 err = write_control_reg(chip, control_reg, get_frq_reg(chip), 1); dsp_set_digital_mode()
H A Dgina24_dsp.c32 static int write_control_reg(struct echoaudio *chip, u32 value, char force);
155 err = write_control_reg(chip, control_reg, true); load_asic()
229 return write_control_reg(chip, control_reg, false); set_sample_rate()
277 return write_control_reg(chip, control_reg, true); set_input_clock()
336 err = write_control_reg(chip, control_reg, true); dsp_set_digital_mode()
H A Dlayla24_dsp.c31 static int write_control_reg(struct echoaudio *chip, u32 value, char force);
149 err = write_control_reg(chip, GML_CONVERTER_ENABLE | GML_48KHZ, load_asic()
244 return write_control_reg(chip, control_reg, false); set_sample_rate()
290 return write_control_reg(chip, control_reg, true); set_input_clock()
386 err = write_control_reg(chip, control_reg, true); dsp_set_digital_mode()
H A Decho3g_dsp.c39 static int write_control_reg(struct echoaudio *chip, u32 ctl, u32 frq,
128 return write_control_reg(chip, control_reg, set_phantom_power()
H A Dechoaudio_gml.c62 the control register. write_control_reg sends the new control register
64 static int write_control_reg(struct echoaudio *chip, u32 value, char force) write_control_reg() function
72 dev_dbg(chip->card->dev, "write_control_reg: 0x%x\n", value); write_control_reg()
195 if ((err = write_control_reg(chip, control_reg, false))) set_professional_spdif()
H A Dmona_dsp.c32 static int write_control_reg(struct echoaudio *chip, u32 value, char force);
151 err = write_control_reg(chip, control_reg, true); load_asic()
293 return write_control_reg(chip, control_reg, force_write); set_sample_rate()
359 return write_control_reg(chip, control_reg, true); set_input_clock()
418 err = write_control_reg(chip, control_reg, false); dsp_set_digital_mode()
/linux-4.4.14/drivers/tty/
H A Dsynclinkmp.c626 static void write_control_reg(SLMP_INFO * info);
4033 write_control_reg(info); enable_loopback()
4456 write_control_reg(info); async_mode()
4635 write_control_reg(info); hdlc_mode()
4784 write_control_reg(info); set_signals()
5203 write_control_reg(info); init_adapter()
5578 static void write_control_reg(SLMP_INFO * info) write_control_reg() function

Completed in 127 milliseconds