Home
last modified time | relevance | path

Searched refs:IS_BROADWELL (Results 1 – 21 of 21) sorted by relevance

/linux-4.4.14/drivers/gpu/drm/i915/
Di915_drv.c463 } else if (IS_HASWELL(dev) || IS_BROADWELL(dev)) { in intel_virt_detect_pch()
519 WARN_ON(!IS_HASWELL(dev) && !IS_BROADWELL(dev)); in intel_detect_pch()
524 WARN_ON(!IS_HASWELL(dev) && !IS_BROADWELL(dev)); in intel_detect_pch()
846 else if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) in i915_drm_resume_early()
1531 if (IS_BROADWELL(dev)) { in intel_runtime_suspend()
1580 else if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) in intel_runtime_resume()
1624 else if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) in intel_suspend_complete()
Dintel_sprite.c536 if (IS_HASWELL(dev) || IS_BROADWELL(dev)) in ivb_update_plane()
541 if (IS_HASWELL(dev) || IS_BROADWELL(dev)) in ivb_update_plane()
568 if (!IS_HASWELL(dev) && !IS_BROADWELL(dev)) { in ivb_update_plane()
592 if (IS_HASWELL(dev) || IS_BROADWELL(dev)) in ivb_update_plane()
Di915_drv.h2472 #define IS_BROADWELL(dev) (!INTEL_INFO(dev)->is_valleyview && IS_GEN8(dev)) macro
2478 #define IS_BDW_ULT(dev) (IS_BROADWELL(dev) && \
2483 #define IS_BDW_ULX(dev) (IS_BROADWELL(dev) && \
2485 #define IS_BDW_GT3(dev) (IS_BROADWELL(dev) && \
2545 #define HAS_WT(dev) ((IS_HASWELL(dev) || IS_BROADWELL(dev)) && \
2581 #define HAS_IPS(dev) (IS_HSW_ULT(dev) || IS_BROADWELL(dev))
2583 #define HAS_DP_MST(dev) (IS_HASWELL(dev) || IS_BROADWELL(dev) || \
2588 #define HAS_PSR(dev) (IS_HASWELL(dev) || IS_BROADWELL(dev) || \
2592 IS_BROADWELL(dev) || IS_VALLEYVIEW(dev) || \
Dintel_fbc.c300 } else if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) { in gen7_fbc_enable()
584 if (IS_BROADWELL(dev_priv) || IS_SKYLAKE(dev_priv)) in find_compression_threshold()
947 if ((IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) && in __intel_fbc_update()
Dintel_i2c.c79 else if (IS_BROADWELL(dev_priv)) in get_gmbus_pin()
94 else if (IS_BROADWELL(dev_priv)) in intel_gmbus_is_valid_pin()
Dintel_pm.c2122 } else if (IS_HASWELL(dev) || IS_BROADWELL(dev)) { in intel_read_wm_latency()
2172 else if (IS_HASWELL(dev) || IS_BROADWELL(dev)) in ilk_wm_max_level()
2338 if (IS_HASWELL(dev) || IS_BROADWELL(dev)) in intel_compute_pipe_wm()
2472 if (IS_HASWELL(dev) || IS_BROADWELL(dev)) in ilk_wm_lp_latency()
2696 if (IS_HASWELL(dev) || IS_BROADWELL(dev)) { in ilk_write_wm_values()
3880 if (IS_HASWELL(dev) || IS_BROADWELL(dev)) in ilk_pipe_wm_get_hw_state()
4086 if (IS_HASWELL(dev) || IS_BROADWELL(dev)) in ilk_wm_get_hw_state()
4435 else if (IS_HASWELL(dev) || IS_BROADWELL(dev)) in gen6_set_rps()
4694 if (IS_HASWELL(dev) || IS_BROADWELL(dev) || IS_SKYLAKE(dev)) { in gen6_init_rps_frequencies()
4723 if (IS_HASWELL(dev) || IS_BROADWELL(dev)) in gen6_init_rps_frequencies()
[all …]
Di915_gem_stolen.c436 if (IS_BROADWELL(dev_priv) || IS_SKYLAKE(dev_priv)) in i915_gem_init_stolen()
Dintel_dp_mst.c93 if (IS_HASWELL(dev) || IS_BROADWELL(dev)) in intel_dp_mst_compute_config()
Dintel_psr.c280 (IS_BROADWELL(dev) ? 0 : link_entry_time) | in hsw_psr_enable_source()
Dintel_uncore.c336 if ((IS_HASWELL(dev) || IS_BROADWELL(dev) || in intel_uncore_ellc_detect()
1132 } else if (IS_HASWELL(dev) || IS_BROADWELL(dev)) { in intel_uncore_fw_domains_init()
Dintel_display.c2848 if (IS_HASWELL(dev) || IS_BROADWELL(dev)) in ironlake_update_primary_plane()
2877 if (!IS_HASWELL(dev) && !IS_BROADWELL(dev)) in ironlake_update_primary_plane()
2890 if (!IS_HASWELL(dev) && !IS_BROADWELL(dev)) { in ironlake_update_primary_plane()
2910 if (IS_HASWELL(dev) || IS_BROADWELL(dev)) { in ironlake_update_primary_plane()
4592 if (IS_BROADWELL(dev)) { in hsw_enable_ips()
4622 if (IS_BROADWELL(dev)) { in hsw_disable_ips()
4728 if (IS_BROADWELL(dev)) in intel_post_enable_primary()
5384 IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) in intel_compute_max_dotclk()
5409 } else if (IS_BROADWELL(dev)) { in intel_update_max_cdclk()
6510 if (IS_HASWELL(dev) || IS_BROADWELL(dev)) { in ironlake_check_fdi_lanes()
[all …]
Di915_sysfs.c294 else if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) in gt_act_freq_mhz_show()
Dintel_audio.c647 !IS_BROADWELL(dev_priv) && in i915_audio_component_sync_audio_rate()
Dintel_runtime_pm.c219 if (IS_BROADWELL(dev)) in hsw_power_well_post_enable()
1860 } else if (IS_BROADWELL(dev_priv->dev)) { in intel_power_domains_init()
Dintel_dp.c753 if (IS_BROADWELL(dev) && intel_dp->aux_ch_ctl_reg == DPA_AUX_CH_CTL) in i9xx_get_aux_send_ctl()
1074 if (!IS_HASWELL(dev) && !IS_BROADWELL(dev) && port != PORT_E) in intel_dp_aux_init()
1195 if ((IS_HASWELL(dev) && !IS_HSW_ULX(dev)) || IS_BROADWELL(dev) || in intel_dp_source_supports_hbr2()
1534 else if (IS_HASWELL(dev) || IS_BROADWELL(dev)) in intel_dp_compute_config()
3098 } else if (IS_HASWELL(dev) || IS_BROADWELL(dev)) { in intel_dp_pre_emphasis_max()
6008 else if (IS_HASWELL(dev) || IS_BROADWELL(dev)) in intel_dp_init_connector()
Di915_debugfs.c1146 IS_BROADWELL(dev) || IS_GEN9(dev)) { in i915_frequency_info()
1178 if (IS_HASWELL(dev) || IS_BROADWELL(dev)) in i915_frequency_info()
1198 else if (IS_HASWELL(dev) || IS_BROADWELL(dev)) in i915_frequency_info()
3019 if (IS_BROADWELL(dev)) { in i915_semaphore_status()
5111 } else if (IS_BROADWELL(dev)) { in i915_sseu_status()
Di915_dma.c820 else if (IS_BROADWELL(dev)) in intel_device_info_runtime_init()
Di915_irq.c2264 else if (IS_BROADWELL(dev_priv)) in gen8_irq_handler()
3654 else if (IS_BROADWELL(dev_priv)) in gen8_de_irq_postinstall()
Dintel_lrc.c1241 if (IS_BROADWELL(ring->dev)) { in gen8_init_indirectctx_bb()
Dintel_ddi.c464 } else if (IS_BROADWELL(dev)) { in intel_prepare_ddi_buffers()
Dintel_ringbuffer.c1144 if (IS_BROADWELL(dev)) in init_workarounds_ring()