Home
last modified time | relevance | path

Searched refs:axi (Results 1 – 47 of 47) sorted by relevance

/linux-4.1.27/sound/soc/adi/
DMakefile1 snd-soc-adi-axi-i2s-objs := axi-i2s.o
2 snd-soc-adi-axi-spdif-objs := axi-spdif.o
4 obj-$(CONFIG_SND_SOC_ADI_AXI_I2S) += snd-soc-adi-axi-i2s.o
5 obj-$(CONFIG_SND_SOC_ADI_AXI_SPDIF) += snd-soc-adi-axi-spdif.o
/linux-4.1.27/Documentation/devicetree/bindings/clock/
Daxi-clkgen.txt1 Binding for the axi-clkgen clock generator
8 - compatible : shall be "adi,axi-clkgen-1.00.a" or "adi,axi-clkgen-2.00.a".
10 - reg : Address and length of the axi-clkgen register set.
18 compatible = "adi,axi-clkgen";
Dsunxi.txt19 "allwinner,sun4i-a10-axi-clk" - for the AXI clock
20 "allwinner,sun8i-a23-axi-clk" - for the AXI clock on A23
21 "allwinner,sun4i-a10-axi-gates-clk" - for the AXI gates
/linux-4.1.27/Documentation/devicetree/bindings/dma/xilinx/
Dxilinx_dma.txt7 - compatible: Should be "xlnx,axi-dma-1.00.a"
19 - compatible: It should be either "xlnx,axi-dma-mm2s-channel" or
20 "xlnx,axi-dma-s2mm-channel".
33 compatible = "xlnx,axi-dma-1.00.a";
37 compatible = "xlnx,axi-dma-mm2s-channel";
42 compatible = "xlnx,axi-dma-s2mm-channel";
61 compatible ="xlnx,axi-dma-test-1.00.a";
Dxilinx_vdma.txt7 - compatible: Should be "xlnx,axi-vdma-1.00.a"
25 - compatible: It should be either "xlnx,axi-vdma-mm2s-channel" or
26 "xlnx,axi-vdma-s2mm-channel".
41 compatible = "xlnx,axi-vdma-1.00.a";
47 compatible = "xlnx,axi-vdma-mm2s-channel";
52 compatible = "xlnx,axi-vdma-s2mm-channel";
71 compatible ="xlnx,axi-vdma-test-1.00.a";
/linux-4.1.27/Documentation/devicetree/bindings/sound/
Dadi,axi-i2s.txt4 - compatible : Must be "adi,axi-i2s-1.00.a"
9 - clock-names : "axi" for the clock to the AXI interface, "ref" for the sample
25 compatible = "adi,axi-i2s-1.00.a";
28 clock-names = "axi", "ref";
Dadi,axi-spdif-tx.txt4 - compatible : Must be "adi,axi-spdif-tx-1.00.a"
9 - clock-names: "axi" for the clock to the AXI interface, "ref" for the sample
24 compatible = "adi,axi-spdif-tx-1.00.a";
27 clock-names = "axi", "ref";
/linux-4.1.27/Documentation/devicetree/bindings/bus/
Dbrcm,bus-axi.txt5 - compatible : brcm,bus-axi
17 The top-level axi bus may contain children representing attached cores
24 axi@18000000 {
25 compatible = "brcm,bus-axi";
/linux-4.1.27/Documentation/devicetree/bindings/net/can/
Dxilinx_can.txt6 controllers and "xlnx,axi-can-1.00.a" for Axi CAN
35 axi_can_0: axi-can@40000000 {
36 compatible = "xlnx,axi-can-1.00.a";
/linux-4.1.27/Documentation/devicetree/bindings/pci/
Dxilinx-pcie.txt8 - compatible: Should contain "xlnx,axi-pcie-host-1.00.a"
42 pci_express: axi-pcie@50000000 {
46 compatible = "xlnx,axi-pcie-host-1.00.a";
Dti-pci.txt27 axi {
/linux-4.1.27/Documentation/devicetree/bindings/video/
Drockchip-vop.txt26 - axi
44 reset-names = "axi", "ahb", "dclk";
/linux-4.1.27/Documentation/devicetree/bindings/iio/adc/
Dxilinx-xadc.txt16 * "xlnx,axi-xadc-1.00.a": When using the axi-xadc pcore to
99 compatible = "xlnx,axi-xadc-1.00.a";
/linux-4.1.27/arch/arm/boot/dts/
Dsun5i-a13.dtsi172 axi: axi@01c20054 { label
174 compatible = "allwinner,sun4i-a10-axi-clk";
177 clock-output-names = "axi";
182 compatible = "allwinner,sun4i-a10-axi-gates-clk";
184 clocks = <&axi>;
192 clocks = <&axi>;
Dsun5i-a10s.dtsi131 axi: axi@01c20054 { label
133 compatible = "allwinner,sun4i-a10-axi-clk";
136 clock-output-names = "axi";
141 compatible = "allwinner,sun4i-a10-axi-gates-clk";
143 clocks = <&axi>;
151 clocks = <&axi>;
Dbcm5301x.dtsi98 axi@18000000 {
99 compatible = "brcm,bus-axi";
Dpxa168.dtsi29 axi@d4200000 { /* AXI */
30 compatible = "mrvl,axi-bus", "simple-bus";
Dprima2-evb.dts21 axi {
Dbcm4708-luxul-xwc-1000.dts26 axi@18000000 {
Dpxa910.dtsi34 axi@d4200000 { /* AXI */
35 compatible = "mrvl,axi-bus", "simple-bus";
Datlas6-evb.dts21 axi {
Dsun4i-a10.dtsi198 axi: axi@01c20054 { label
200 compatible = "allwinner,sun4i-a10-axi-clk";
203 clock-output-names = "axi";
208 compatible = "allwinner,sun4i-a10-axi-gates-clk";
210 clocks = <&axi>;
218 clocks = <&axi>;
Dpicoxcell-pc7302-pc3x2.dts37 rwid-axi {
Dpicoxcell-pc7302-pc3x3.dts43 rwid-axi {
Dmmp2.dtsi35 axi@d4200000 { /* AXI */
36 compatible = "mrvl,axi-bus", "simple-bus";
Dsun8i-a23.dtsi152 axi: axi_clk@01c20050 { label
154 compatible = "allwinner,sun8i-a23-axi-clk";
157 clock-output-names = "axi";
164 clocks = <&osc32k>, <&osc24M>, <&axi>, <&pll6 0>;
Dbcm63138.dtsi58 axi@80000000 {
Dsun6i-a31.dtsi185 axi: axi@01c20050 { label
187 compatible = "allwinner,sun4i-a10-axi-clk";
190 clock-output-names = "axi";
197 clocks = <&osc32k>, <&osc24M>, <&axi>, <&pll6 0>;
Dimx6sx.dtsi1057 clock-names = "disp-axi", "csi_mclk", "dcic";
1066 clock-names = "pxp-axi", "disp-axi";
1076 clock-names = "disp-axi", "csi_mclk", "dcic";
1087 clock-names = "pix", "axi", "disp_axi";
1098 clock-names = "pix", "axi", "disp_axi";
Dsun7i-a20.dtsi246 axi: axi@01c20054 { label
248 compatible = "allwinner,sun4i-a10-axi-clk";
251 clock-output-names = "axi";
258 clocks = <&axi>;
Dpicoxcell-pc3x2.dtsi227 rwid-axi {
Dpicoxcell-pc3x3.dtsi337 rwid-axi {
Dimx23.dtsi358 axi-ahb@8002e000 {
Drk3288.dtsi613 reset-names = "axi", "ahb", "dclk";
644 reset-names = "axi", "ahb", "dclk";
Datlas6.dtsi47 axi {
Dprima2.dtsi49 axi {
Ddra7.dtsi203 axi@0 {
237 axi@1 {
Dimx6sl.dtsi667 clock-names = "pix", "axi", "disp_axi";
Dimx28.dtsi944 axi-ahb@8002e000 {
/linux-4.1.27/Documentation/devicetree/bindings/usb/
Dudc-xilinx.txt12 axi-usb2-device@42e00000 {
/linux-4.1.27/Documentation/devicetree/bindings/watchdog/
Dof-xilinx-wdt.txt17 axi-timebase-wdt@40100000 {
/linux-4.1.27/Documentation/devicetree/bindings/drm/armada/
Dmarvell,dove-lcd.txt13 "axiclk" - axi bus clock for pixel clock
/linux-4.1.27/drivers/gpu/drm/savage/
Dsavage_drv.h446 #define BCI_LINE_STEPS(diag, axi) (((axi) << 16) | ((diag) & 0xFFFF)) argument
/linux-4.1.27/Documentation/devicetree/bindings/gpio/
Dgpio-xilinx.txt1 Xilinx plb/axi GPIO controller
/linux-4.1.27/drivers/video/fbdev/
Dpxa168fb.h396 #define CFG_AXICTRL(axi) ((axi) << 4) argument
/linux-4.1.27/drivers/clk/
DMakefile20 obj-$(CONFIG_COMMON_CLK_AXI_CLKGEN) += clk-axi-clkgen.o
DKconfig102 Support for the Analog Devices axi-clkgen pcore clock generator for Xilinx