Searched refs:XGMAC_DMA_IOWRITE (Results 1 - 3 of 3) sorted by relevance
| /linux-4.1.27/drivers/net/ethernet/amd/xgbe/ |
| H A D | xgbe-dev.c | 608 XGMAC_DMA_IOWRITE(channel, DMA_CH_SR, dma_ch_isr); xgbe_enable_dma_interrupts()
641 XGMAC_DMA_IOWRITE(channel, DMA_CH_IER, dma_ch_ier); xgbe_enable_dma_interrupts()
1108 XGMAC_DMA_IOWRITE(channel, DMA_CH_TDRLR, ring->rdesc_count - 1); xgbe_tx_desc_init()
1112 XGMAC_DMA_IOWRITE(channel, DMA_CH_TDLR_HI, xgbe_tx_desc_init()
1114 XGMAC_DMA_IOWRITE(channel, DMA_CH_TDLR_LO, xgbe_tx_desc_init()
1184 XGMAC_DMA_IOWRITE(channel, DMA_CH_RDRLR, ring->rdesc_count - 1); xgbe_rx_desc_init()
1188 XGMAC_DMA_IOWRITE(channel, DMA_CH_RDLR_HI, xgbe_rx_desc_init()
1190 XGMAC_DMA_IOWRITE(channel, DMA_CH_RDLR_LO, xgbe_rx_desc_init()
1195 XGMAC_DMA_IOWRITE(channel, DMA_CH_RDTR_LO, xgbe_rx_desc_init()
1387 XGMAC_DMA_IOWRITE(channel, DMA_CH_TDTR_LO, xgbe_tx_start_xmit()
1790 XGMAC_DMA_IOWRITE(channel, DMA_CH_IER, dma_ch_ier); xgbe_enable_int()
1836 XGMAC_DMA_IOWRITE(channel, DMA_CH_IER, dma_ch_ier); xgbe_disable_int()
|
| H A D | xgbe-common.h | 1100 #define XGMAC_DMA_IOWRITE(_channel, _reg, _val) \ macro
1109 XGMAC_DMA_IOWRITE((_channel), _reg, reg_val); \
|
| H A D | xgbe-drv.c | 365 XGMAC_DMA_IOWRITE(channel, DMA_CH_SR, dma_ch_isr); xgbe_isr()
1819 XGMAC_DMA_IOWRITE(channel, DMA_CH_RDTR_LO, xgbe_rx_refresh()
|
Completed in 87 milliseconds