Searched refs:SPRN_L1CSR0 (Results 1 - 5 of 5) sorted by relevance
/linux-4.1.27/arch/powerpc/kernel/ |
H A D | cpu_setup_fsl_booke.S | 33 mfspr r0, SPRN_L1CSR0 39 mtspr SPRN_L1CSR0, r0 /* Disable */ 43 mtspr SPRN_L1CSR0, r0 /* Invalidate */ 45 1: mfspr r0, SPRN_L1CSR0 52 mtspr SPRN_L1CSR0, r0 /* Enable */
|
H A D | head_fsl_booke.S | 1130 mfspr r4, SPRN_L1CSR0 /* Invalidate and disable d-cache */ 1136 mtspr SPRN_L1CSR0, r4 1139 1: mfspr r4, SPRN_L1CSR0 /* Wait for the invalidate to finish */
|
H A D | misc_32.S | 318 mfspr r3,SPRN_L1CSR0 321 mtspr SPRN_L1CSR0,r3
|
/linux-4.1.27/arch/powerpc/kvm/ |
H A D | e500_emulate.c | 233 case SPRN_L1CSR0: kvmppc_core_emulate_mtspr_e500() 356 case SPRN_L1CSR0: kvmppc_core_emulate_mfspr_e500()
|
/linux-4.1.27/arch/powerpc/include/asm/ |
H A D | reg_booke.h | 176 #define SPRN_L1CSR0 0x3F2 /* L1 Cache Control and Status Register 0 */ macro
|
Completed in 131 milliseconds