Searched refs:HIX5HD2_WDG0_CLK (Results 1 - 7 of 7) sorted by relevance

/linux-4.1.27/arch/mips/boot/dts/include/dt-bindings/clock/
H A Dhix5hd2-clock.h63 #define HIX5HD2_WDG0_CLK 139 macro
/linux-4.1.27/arch/powerpc/boot/dts/include/dt-bindings/clock/
H A Dhix5hd2-clock.h63 #define HIX5HD2_WDG0_CLK 139 macro
/linux-4.1.27/arch/arm64/boot/dts/include/dt-bindings/clock/
H A Dhix5hd2-clock.h63 #define HIX5HD2_WDG0_CLK 139 macro
/linux-4.1.27/arch/metag/boot/dts/include/dt-bindings/clock/
H A Dhix5hd2-clock.h63 #define HIX5HD2_WDG0_CLK 139 macro
/linux-4.1.27/arch/arm/boot/dts/include/dt-bindings/clock/
H A Dhix5hd2-clock.h63 #define HIX5HD2_WDG0_CLK 139 macro
/linux-4.1.27/include/dt-bindings/clock/
H A Dhix5hd2-clock.h63 #define HIX5HD2_WDG0_CLK 139 macro
/linux-4.1.27/drivers/clk/hisilicon/
H A Dclk-hix5hd2.c99 { HIX5HD2_WDG0_CLK, "clk_wdg0", "24m",

Completed in 92 milliseconds