/linux-4.1.27/arch/mips/boot/dts/include/dt-bindings/clock/ |
H A D | exynos5250.h | 111 #define CLK_SPI2 306 macro
|
H A D | exynos5420.h | 82 #define CLK_SPI2 273 macro
|
H A D | exynos4.h | 169 #define CLK_SPI2 329 macro
|
H A D | exynos4415.h | 271 #define CLK_SPI2 276 macro
|
/linux-4.1.27/arch/powerpc/boot/dts/include/dt-bindings/clock/ |
H A D | exynos5250.h | 111 #define CLK_SPI2 306 macro
|
H A D | exynos5420.h | 82 #define CLK_SPI2 273 macro
|
H A D | exynos4.h | 169 #define CLK_SPI2 329 macro
|
H A D | exynos4415.h | 271 #define CLK_SPI2 276 macro
|
/linux-4.1.27/arch/arm64/boot/dts/include/dt-bindings/clock/ |
H A D | exynos5250.h | 111 #define CLK_SPI2 306 macro
|
H A D | exynos5420.h | 82 #define CLK_SPI2 273 macro
|
H A D | exynos4.h | 169 #define CLK_SPI2 329 macro
|
H A D | exynos4415.h | 271 #define CLK_SPI2 276 macro
|
/linux-4.1.27/arch/metag/boot/dts/include/dt-bindings/clock/ |
H A D | exynos5250.h | 111 #define CLK_SPI2 306 macro
|
H A D | exynos5420.h | 82 #define CLK_SPI2 273 macro
|
H A D | exynos4.h | 169 #define CLK_SPI2 329 macro
|
H A D | exynos4415.h | 271 #define CLK_SPI2 276 macro
|
/linux-4.1.27/arch/arm/boot/dts/include/dt-bindings/clock/ |
H A D | exynos5250.h | 111 #define CLK_SPI2 306 macro
|
H A D | exynos5420.h | 82 #define CLK_SPI2 273 macro
|
H A D | exynos4.h | 169 #define CLK_SPI2 329 macro
|
H A D | exynos4415.h | 271 #define CLK_SPI2 276 macro
|
/linux-4.1.27/include/dt-bindings/clock/ |
H A D | exynos5250.h | 111 #define CLK_SPI2 306 macro
|
H A D | exynos5420.h | 82 #define CLK_SPI2 273 macro
|
H A D | exynos4.h | 169 #define CLK_SPI2 329 macro
|
H A D | exynos4415.h | 271 #define CLK_SPI2 276 macro
|
/linux-4.1.27/drivers/clk/samsung/ |
H A D | clk-exynos5250.c | 624 GATE(CLK_SPI2, "spi2", "div_aclk66", GATE_IP_PERIC, 18, 0, 0),
|
H A D | clk-exynos4415.c | 843 GATE(CLK_SPI2, "spi2", "div_aclk_100", GATE_IP_PERIL, 18, 0, 0),
|
H A D | clk-exynos5420.c | 1060 GATE(CLK_SPI2, "spi2", "mout_user_aclk66_peric",
|
H A D | clk-exynos4.c | 1011 GATE(CLK_SPI2, "spi2", "aclk100", GATE_IP_PERIL, 18,
|