Home
last modified time | relevance | path

Searched refs:vlv_punit_read (Results 1 – 8 of 8) sorted by relevance

/linux-4.4.14/drivers/gpu/drm/i915/
Dintel_runtime_pm.c789 ((vlv_punit_read(dev_priv, PUNIT_REG_PWRGT_STATUS) & mask) == state) in vlv_set_power_well()
794 ctrl = vlv_punit_read(dev_priv, PUNIT_REG_PWRGT_CTRL); in vlv_set_power_well()
802 vlv_punit_read(dev_priv, PUNIT_REG_PWRGT_CTRL)); in vlv_set_power_well()
842 state = vlv_punit_read(dev_priv, PUNIT_REG_PWRGT_STATUS) & mask; in vlv_power_well_enabled()
856 ctrl = vlv_punit_read(dev_priv, PUNIT_REG_PWRGT_CTRL) & mask; in vlv_power_well_enabled()
1318 state = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ) & DP_SSS_MASK(pipe); in chv_pipe_power_well_enabled()
1330 ctrl = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ) & DP_SSC_MASK(pipe); in chv_pipe_power_well_enabled()
1351 ((vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ) & DP_SSS_MASK(pipe)) == state) in chv_set_pipe_power_well()
1356 ctrl = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ); in chv_set_pipe_power_well()
1364 vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ)); in chv_set_pipe_power_well()
Dintel_sideband.c78 u32 vlv_punit_read(struct drm_i915_private *dev_priv, u32 addr) in vlv_punit_read() function
Dintel_pm.c246 val = vlv_punit_read(dev_priv, PUNIT_REG_DDR_SETUP2); in chv_set_memory_dvfs()
255 if (wait_for((vlv_punit_read(dev_priv, PUNIT_REG_DDR_SETUP2) & in chv_set_memory_dvfs()
268 val = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ); in chv_set_memory_pm5()
4027 val = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ); in vlv_wm_get_hw_state()
4040 val = vlv_punit_read(dev_priv, PUNIT_REG_DDR_SETUP2); in vlv_wm_get_hw_state()
4044 if (wait_for((vlv_punit_read(dev_priv, PUNIT_REG_DDR_SETUP2) & in vlv_wm_get_hw_state()
4050 val = vlv_punit_read(dev_priv, PUNIT_REG_DDR_SETUP2); in vlv_wm_get_hw_state()
5131 val = vlv_punit_read(dev_priv, FB_GFX_FMAX_AT_VMAX_FUSE); in cherryview_rps_max_freq()
5159 val = vlv_punit_read(dev_priv, PUNIT_GPU_DUTYCYCLE_REG); in cherryview_rps_rpe_freq()
5169 val = vlv_punit_read(dev_priv, FB_GFX_FMAX_AT_VMAX_FUSE); in cherryview_rps_guar_freq()
[all …]
Di915_sysfs.c288 freq = vlv_punit_read(dev_priv, PUNIT_REG_GPU_FREQ_STS); in gt_act_freq_mhz_show()
Di915_drv.h3391 u32 vlv_punit_read(struct drm_i915_private *dev_priv, u32 addr);
Dintel_display.c5878 val = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ); in valleyview_set_cdclk()
5882 if (wait_for((vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ) & in valleyview_set_cdclk()
5954 val = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ); in cherryview_set_cdclk()
5958 if (wait_for((vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ) & in cherryview_set_cdclk()
Di915_irq.c992 ei->cz_clock = vlv_punit_read(dev_priv, PUNIT_REG_CZ_TIMESTAMP); in vlv_c0_read()
Di915_debugfs.c1288 freq_sts = vlv_punit_read(dev_priv, PUNIT_REG_GPU_FREQ_STS); in i915_frequency_info()