/linux-4.4.14/drivers/gpu/drm/i915/ |
D | intel_bios.c | 190 dev_priv->vbt.lvds_dither = lvds_options->pixel_dither; in parse_lfp_panel_data() 205 dev_priv->vbt.drrs_type = STATIC_DRRS_SUPPORT; in parse_lfp_panel_data() 209 dev_priv->vbt.drrs_type = SEAMLESS_DRRS_SUPPORT; in parse_lfp_panel_data() 213 dev_priv->vbt.drrs_type = DRRS_NOT_SUPPORTED; in parse_lfp_panel_data() 226 dev_priv->vbt.lvds_vbt = 1; in parse_lfp_panel_data() 238 dev_priv->vbt.lfp_lvds_vbt_mode = panel_fixed_mode; in parse_lfp_panel_data() 250 dev_priv->vbt.bios_lvds_val = fp_timing->lvds_reg_val; in parse_lfp_panel_data() 252 dev_priv->vbt.bios_lvds_val); in parse_lfp_panel_data() 276 dev_priv->vbt.backlight.present = entry->type == BDB_BACKLIGHT_TYPE_PWM; in parse_lfp_backlight() 277 if (!dev_priv->vbt.backlight.present) { in parse_lfp_backlight() [all …]
|
D | intel_dsi_panel_vbt.c | 309 sequence = dev_priv->vbt.dsi.sequence[MIPI_SEQ_ASSERT_RESET]; in vbt_panel_prepare() 312 sequence = dev_priv->vbt.dsi.sequence[MIPI_SEQ_INIT_OTP]; in vbt_panel_prepare() 326 sequence = dev_priv->vbt.dsi.sequence[MIPI_SEQ_DEASSERT_RESET]; in vbt_panel_unprepare() 340 sequence = dev_priv->vbt.dsi.sequence[MIPI_SEQ_DISPLAY_ON]; in vbt_panel_enable() 354 sequence = dev_priv->vbt.dsi.sequence[MIPI_SEQ_DISPLAY_OFF]; in vbt_panel_disable() 371 mode = drm_mode_duplicate(dev, dev_priv->vbt.lfp_lvds_vbt_mode); in vbt_panel_get_modes() 394 struct mipi_config *mipi_config = dev_priv->vbt.dsi.config; in vbt_panel_init() 395 struct mipi_pps_data *pps = dev_priv->vbt.dsi.pps; in vbt_panel_init() 396 struct drm_display_mode *mode = dev_priv->vbt.lfp_lvds_vbt_mode; in vbt_panel_init()
|
D | intel_lvds.c | 788 if (!dev_priv->vbt.child_dev_num) in lvds_is_present_in_vbt() 791 for (i = 0; i < dev_priv->vbt.child_dev_num; i++) { in lvds_is_present_in_vbt() 792 union child_device_config *uchild = dev_priv->vbt.child_dev + i; in lvds_is_present_in_vbt() 819 if (dev_priv->opregion.vbt) in lvds_is_present_in_vbt() 901 val = dev_priv->vbt.bios_lvds_val; in compute_is_dual_link_lvds() 975 if (dev_priv->vbt.edp_support) { in intel_lvds_init() 1120 if (dev_priv->vbt.lfp_lvds_vbt_mode) { in intel_lvds_init() 1122 drm_mode_debug_printmodeline(dev_priv->vbt.lfp_lvds_vbt_mode); in intel_lvds_init() 1124 fixed_mode = drm_mode_duplicate(dev, dev_priv->vbt.lfp_lvds_vbt_mode); in intel_lvds_init()
|
D | i915_dma.c | 1167 if (dev_priv->vbt.child_dev && dev_priv->vbt.child_dev_num) { in i915_driver_unload() 1168 kfree(dev_priv->vbt.child_dev); in i915_driver_unload() 1169 dev_priv->vbt.child_dev = NULL; in i915_driver_unload() 1170 dev_priv->vbt.child_dev_num = 0; in i915_driver_unload() 1172 kfree(dev_priv->vbt.sdvo_lvds_vbt_mode); in i915_driver_unload() 1173 dev_priv->vbt.sdvo_lvds_vbt_mode = NULL; in i915_driver_unload() 1174 kfree(dev_priv->vbt.lfp_lvds_vbt_mode); in i915_driver_unload() 1175 dev_priv->vbt.lfp_lvds_vbt_mode = NULL; in i915_driver_unload()
|
D | intel_dp.c | 1015 struct ddi_vbt_port_info *info = &dev_priv->vbt.ddi_port_info[port]; in intel_dp_aux_init() 1449 (dev_priv->vbt.edp_bpp && dev_priv->vbt.edp_bpp < bpp)) { in intel_dp_compute_config() 1451 dev_priv->vbt.edp_bpp); in intel_dp_compute_config() 1452 bpp = dev_priv->vbt.edp_bpp; in intel_dp_compute_config() 2338 if (is_edp(intel_dp) && dev_priv->vbt.edp_bpp && in intel_dp_get_config() 2339 pipe_config->pipe_bpp > dev_priv->vbt.edp_bpp) { in intel_dp_get_config() 2354 pipe_config->pipe_bpp, dev_priv->vbt.edp_bpp); in intel_dp_get_config() 2355 dev_priv->vbt.edp_bpp = pipe_config->pipe_bpp; in intel_dp_get_config() 5249 if (!dev_priv->vbt.child_dev_num) in intel_dp_is_edp() 5252 for (i = 0; i < dev_priv->vbt.child_dev_num; i++) { in intel_dp_is_edp() [all …]
|
D | intel_ddi.c | 436 int hdmi_level = dev_priv->vbt.ddi_port_info[port].hdmi_level_shift; in intel_prepare_ddi_buffers() 461 if (dev_priv->vbt.ddi_port_info[port].hdmi_boost_level || in intel_prepare_ddi_buffers() 462 dev_priv->vbt.ddi_port_info[port].dp_boost_level) in intel_prepare_ddi_buffers() 2101 dp_iboost = dev_priv->vbt.ddi_port_info[port].dp_boost_level; in skl_ddi_set_iboost() 2102 hdmi_iboost = dev_priv->vbt.ddi_port_info[port].hdmi_boost_level; in skl_ddi_set_iboost() 2350 hdmi_level = dev_priv->vbt. in intel_ddi_pre_enable() 3176 if (encoder->type == INTEL_OUTPUT_EDP && dev_priv->vbt.edp_bpp && in intel_ddi_get_config() 3177 pipe_config->pipe_bpp > dev_priv->vbt.edp_bpp) { in intel_ddi_get_config() 3192 pipe_config->pipe_bpp, dev_priv->vbt.edp_bpp); in intel_ddi_get_config() 3193 dev_priv->vbt.edp_bpp = pipe_config->pipe_bpp; in intel_ddi_get_config() [all …]
|
D | intel_psr.c | 264 uint32_t idle_frames = dev_priv->vbt.psr.idle_frames ? in hsw_psr_enable_source() 265 dev_priv->vbt.psr.idle_frames + 1 : 5; in hsw_psr_enable_source() 327 if (!IS_VALLEYVIEW(dev) && ((dev_priv->vbt.psr.full_link) || in intel_psr_match_conditions()
|
D | intel_dsi.c | 1128 if (!dev_priv->vbt.has_mipi) in intel_dsi_init() 1170 if (dev_priv->vbt.dsi.port == DVO_PORT_MIPIA) { in intel_dsi_init() 1173 } else if (dev_priv->vbt.dsi.port == DVO_PORT_MIPIC) { in intel_dsi_init() 1178 if (dev_priv->vbt.dsi.config->dual_link) in intel_dsi_init() 1208 if (dev_priv->vbt.dsi.config->pwm_blc == PPS_BLC_PMIC) { in intel_dsi_init()
|
D | intel_tv.c | 1545 if (!dev_priv->vbt.child_dev_num) in tv_is_present_in_vbt() 1549 for (i = 0; i < dev_priv->vbt.child_dev_num; i++) { in tv_is_present_in_vbt() 1550 p_child = dev_priv->vbt.child_dev + i; in tv_is_present_in_vbt() 1593 if (!dev_priv->vbt.int_tv_support) in intel_tv_init()
|
D | intel_panel.c | 1385 u16 pwm_freq_hz = dev_priv->vbt.backlight.pwm_freq_hz; in get_backlight_max_vbt() 1428 min = clamp_t(int, dev_priv->vbt.backlight.min_brightness, 0, 64); in get_backlight_min_vbt() 1429 if (min != dev_priv->vbt.backlight.min_brightness) { in get_backlight_min_vbt() 1431 dev_priv->vbt.backlight.min_brightness, min); in get_backlight_min_vbt() 1692 if (!dev_priv->vbt.backlight.present) { in intel_panel_setup_backlight() 1771 if (dev_priv->vbt.has_mipi) { in intel_panel_init_backlight_funcs()
|
D | intel_opregion.c | 833 opregion->vbt = NULL; in intel_opregion_fini() 934 opregion->vbt = base + OPREGION_VBT_OFFSET; in intel_opregion_setup()
|
D | intel_crt.c | 451 i2c = intel_gmbus_get_adapter(dev_priv, dev_priv->vbt.crt_ddc_pin); in intel_crt_detect_ddc() 689 i2c = intel_gmbus_get_adapter(dev_priv, dev_priv->vbt.crt_ddc_pin); in intel_crt_get_modes()
|
D | intel_sdvo.c | 1632 dev_priv->vbt.crt_ddc_pin)); in intel_sdvo_get_analog_edid() 1921 if (dev_priv->vbt.sdvo_lvds_vbt_mode != NULL) { in intel_sdvo_get_lvds_modes() 1923 dev_priv->vbt.sdvo_lvds_vbt_mode); in intel_sdvo_get_lvds_modes()
|
D | intel_display.c | 7134 return dev_priv->vbt.lvds_use_ssc in intel_panel_use_ssc() 7151 refclk = dev_priv->vbt.lvds_ssc_freq; in i9xx_get_refclk() 8256 has_ck505 = dev_priv->vbt.display_clock_mode; in ironlake_init_pch_refclk() 8604 dev_priv->vbt.lvds_ssc_freq); in ironlake_get_refclk() 8605 return dev_priv->vbt.lvds_ssc_freq; in ironlake_get_refclk() 8856 dev_priv->vbt.lvds_ssc_freq == 100000) || in ironlake_compute_dpll() 10533 return dev_priv->vbt.lvds_ssc_freq; in i9xx_pll_refclk() 14065 if (IS_VALLEYVIEW(dev) && !dev_priv->vbt.int_crt_support) in intel_crt_present() 14118 (dev_priv->vbt.ddi_port_info[PORT_E].supports_dp || in intel_setup_outputs() 14119 dev_priv->vbt.ddi_port_info[PORT_E].supports_dvi || in intel_setup_outputs() [all …]
|
D | i915_drv.h | 463 void *vbt; member 1776 struct intel_vbt_data vbt; member
|
D | i915_debugfs.c | 3202 if (dev_priv->vbt.drrs_type == STATIC_DRRS_SUPPORT) in drrs_status_per_crtc() 3204 else if (dev_priv->vbt.drrs_type == SEAMLESS_DRRS_SUPPORT) in drrs_status_per_crtc() 3206 else if (dev_priv->vbt.drrs_type == DRRS_NOT_SUPPORTED) in drrs_status_per_crtc()
|
D | intel_hdmi.c | 2076 dev_priv->vbt.ddi_port_info[PORT_E].alternate_ddc_pin; in intel_hdmi_init_connector()
|
D | intel_pm.c | 6412 if (dev_priv->vbt.fdi_rx_polarity_inverted) in cpt_init_clock_gating()
|
/linux-4.4.14/drivers/gpu/drm/gma500/ |
D | mid_bios.c | 142 static int read_vbt_r0(u32 addr, struct vbt_r0 *vbt) in read_vbt_r0() argument 146 vbt_virtual = ioremap(addr, sizeof(*vbt)); in read_vbt_r0() 150 memcpy_fromio(vbt, vbt_virtual, sizeof(*vbt)); in read_vbt_r0() 156 static int read_vbt_r10(u32 addr, struct vbt_r10 *vbt) in read_vbt_r10() argument 160 vbt_virtual = ioremap(addr, sizeof(*vbt)); in read_vbt_r10() 164 memcpy_fromio(vbt, vbt_virtual, sizeof(*vbt)); in read_vbt_r10() 172 struct vbt_r0 vbt; in mid_get_vbt_data_r0() local 177 if (read_vbt_r0(addr, &vbt)) in mid_get_vbt_data_r0() 180 gct_virtual = ioremap(addr + sizeof(vbt), vbt.size - sizeof(vbt)); in mid_get_vbt_data_r0() 200 struct vbt_r0 vbt; in mid_get_vbt_data_r1() local [all …]
|
D | intel_bios.c | 530 struct vbt_header *vbt = NULL; in psb_intel_init_bios() local 540 if (dev_priv->opregion.vbt) { in psb_intel_init_bios() 541 struct vbt_header *vbt = dev_priv->opregion.vbt; in psb_intel_init_bios() local 542 if (memcmp(vbt->signature, "$VBT", 4) == 0) { in psb_intel_init_bios() 544 vbt->signature); in psb_intel_init_bios() 545 bdb = (struct bdb_header *)((char *)vbt + vbt->bdb_offset); in psb_intel_init_bios() 547 dev_priv->opregion.vbt = NULL; in psb_intel_init_bios() 558 vbt = (struct vbt_header *)(bios + i); in psb_intel_init_bios() 563 if (!vbt) { in psb_intel_init_bios() 568 bdb = (struct bdb_header *)(bios + i + vbt->bdb_offset); in psb_intel_init_bios()
|
D | power.c | 128 int bsm, vbt; in gma_suspend_pci() local 136 pci_read_config_dword(pdev, 0xFC, &vbt); in gma_suspend_pci() 137 dev_priv->regs.saveVBT = vbt; in gma_suspend_pci()
|
D | opregion.c | 305 opregion->vbt = NULL; in psb_intel_opregion_fini() 336 opregion->vbt = base + OPREGION_VBT_OFFSET; in psb_intel_opregion_setup()
|
D | cdv_intel_lvds.c | 594 if (dev_priv->opregion.vbt) in lvds_is_present_in_vbt()
|
D | psb_drv.h | 255 void *vbt; member
|