Home
last modified time | relevance | path

Searched refs:t9 (Results 1 – 23 of 23) sorted by relevance

/linux-4.4.14/arch/mips/kernel/
Docteon_switch.S48 LONG_L t9, LONGSIZE(t1)/* Load from CVMSEG */
53 LONG_S t9, -LONGSIZE(t2)/* Store CVMSEG to thread storage */
65 LONG_L t9, TASK_STACK_CANARY(a1)
66 LONG_S t9, 0(t8)
99 dmfc0 t9, $9,7 /* CvmCtl register. */
108 bbit1 t9, 28, 1f
116 1: bbit1 t9, 26, 3f /* done if CvmCtl[NOCRYPTO] set */
262 dmfc0 t9, $9,7 /* CvmCtl register. */
273 bbit1 t9, 28, 2f /* Skip LLM if CvmCtl[NODFA_CP2] is set */
283 bbit1 t9, 26, done_restore /* done if CvmCtl[NOCRYPTO] set */
Dcps-vec-ns16550.S27 1: lw t0, UART_LSR_OFS(t9)
30 sb a0, UART_TX_OFS(t9)
166 li t9, CKSEG1ADDR(CONFIG_MIPS_CPS_NS16550_BASE)
Dcps-vec.S340 li t9, 0
359 mfc0 t9, $15, 1
360 and t9, t9, t1
365 mul v0, t9, t1
468 sll t0, t0, t9
Dr2300_switch.S45 LONG_L t9, TASK_STACK_CANARY(a1)
46 LONG_S t9, 0(t8)
Dr4k_switch.S48 LONG_L t9, TASK_STACK_CANARY(a1)
49 LONG_S t9, 0(t8)
Dpm-cps.c85 t8, t9, k0, k1, gp, sp, fp, ra, enumerator
/linux-4.4.14/arch/mips/include/asm/
Dregdef.h51 #define t9 $25 macro
94 #define t9 $25 /* callee address for PIC/temp */ macro
/linux-4.4.14/arch/ia64/lib/
Dcopy_page_mck.S82 #define t9 t5 // alias! macro
161 (p[D]) ld8 t9 = [src0], 3*8
168 (p[D]) st8 [dst0] = t9, 3*8
Dmemcpy_mck.S51 #define t9 t5 // alias! macro
240 EX(.ex_handler, (p[D]) ld8 t9 = [src0], 3*8)
247 EX(.ex_handler, (p[D]) st8 [dst0] = t9, 3*8)
/linux-4.4.14/arch/alpha/lib/
Dstxcpy.S38 .frame sp, 0, t9
90 ret (t9) # .. e1 :
98 .frame sp, 0, t9
229 ret (t9) # .. e1 :
287 ret (t9) # e1 :
Dev6-stxcpy.S49 .frame sp, 0, t9
108 ret (t9) # L0 : Latency=3
118 .frame sp, 0, t9
258 ret (t9) # L0 : Latency=3
317 ret (t9) # e1 :
Dstxncpy.S46 .frame sp, 0, t9, 0
104 ret (t9) # e1 :
117 .frame sp, 0, t9, 0
265 ret (t9) # .. e1 :
343 ret (t9) # .. e1 :
Dev6-stxncpy.S57 .frame sp, 0, t9, 0
132 ret (t9) # L0 : Latency=3
149 .frame sp, 0, t9, 0
311 ret (t9) # L0 : Latency=3
392 ret (t9) # L0 : Latency=3
/linux-4.4.14/arch/alpha/include/uapi/asm/
Dregdef.h32 #define t9 $23 macro
/linux-4.4.14/arch/tile/kernel/
Dhvglue_trace.c162 #define __HV_DECL9(t9, a9, ...) t9 a9, __HV_DECL8(__VA_ARGS__) argument
171 #define __HV_PASS9(t9, a9, ...) a9, __HV_PASS8(__VA_ARGS__) argument
/linux-4.4.14/arch/mips/kvm/
Dlocore.S425 PTR_LA t9, kvm_mips_handle_exit
426 jalr.hb t9
/linux-4.4.14/arch/mips/lib/
Dmemset.S101 move t9, a1
Dcsum_partial.S321 #define errptr t9
/linux-4.4.14/drivers/gpu/drm/gma500/
Dintel_bios.h461 u16 t9; member
Dintel_bios.c97 dev_priv->edp.pps.t9, dev_priv->edp.pps.t10, in parse_edp()
Dcdv_intel_dp.c2091 cur.t9 = (pp_off & PANEL_LIGHT_OFF_DELAY_MASK) >> in cdv_intel_dp_init()
2101 cur.t1_t3, cur.t8, cur.t9, cur.t10, cur.t11_t12); in cdv_intel_dp_init()
2106 intel_dp->backlight_off_delay = cur.t9 / 10; in cdv_intel_dp_init()
/linux-4.4.14/drivers/gpu/drm/i915/
Dintel_bios.h547 u16 t9; member
Dintel_dp.c5346 cur.t9 = (pp_off & PANEL_LIGHT_OFF_DELAY_MASK) >> in intel_dp_init_panel_power_sequencer()
5365 cur.t1_t3, cur.t8, cur.t9, cur.t10, cur.t11_t12); in intel_dp_init_panel_power_sequencer()
5373 spec.t9 = 50 * 10; /* no limit for t9, make it symmetric with t8 */ in intel_dp_init_panel_power_sequencer()
5382 vbt.t1_t3, vbt.t8, vbt.t9, vbt.t10, vbt.t11_t12); in intel_dp_init_panel_power_sequencer()
5391 assign_final(t9); in intel_dp_init_panel_power_sequencer()
5399 intel_dp->backlight_off_delay = get_delay(t9); in intel_dp_init_panel_power_sequencer()