Home
last modified time | relevance | path

Searched refs:fixed_div (Results 1 – 9 of 9) sorted by relevance

/linux-4.4.14/drivers/clk/socfpga/
Dclk-periph.c33 if (socfpgaclk->fixed_div) { in clk_periclk_recalc_rate()
34 div = socfpgaclk->fixed_div; in clk_periclk_recalc_rate()
70 u32 fixed_div; in __socfpga_periph_init() local
90 rc = of_property_read_u32(node, "fixed-divider", &fixed_div); in __socfpga_periph_init()
92 periph_clk->fixed_div = 0; in __socfpga_periph_init()
94 periph_clk->fixed_div = fixed_div; in __socfpga_periph_init()
Dclk-periph-a10.c37 if (socfpgaclk->fixed_div) { in clk_periclk_recalc_rate()
38 div = socfpgaclk->fixed_div; in clk_periclk_recalc_rate()
80 u32 fixed_div; in __socfpga_periph_init() local
100 rc = of_property_read_u32(node, "fixed-divider", &fixed_div); in __socfpga_periph_init()
102 periph_clk->fixed_div = 0; in __socfpga_periph_init()
104 periph_clk->fixed_div = fixed_div; in __socfpga_periph_init()
Dclk-gate-a10.c38 if (socfpgaclk->fixed_div) in socfpga_gate_clk_recalc_rate()
39 div = socfpgaclk->fixed_div; in socfpga_gate_clk_recalc_rate()
111 u32 fixed_div; in __socfpga_gate_init() local
136 rc = of_property_read_u32(node, "fixed-divider", &fixed_div); in __socfpga_gate_init()
138 socfpga_clk->fixed_div = 0; in __socfpga_gate_init()
140 socfpga_clk->fixed_div = fixed_div; in __socfpga_gate_init()
Dclk-gate.c104 if (socfpgaclk->fixed_div) in socfpga_clk_recalc_rate()
105 div = socfpgaclk->fixed_div; in socfpga_clk_recalc_rate()
185 u32 fixed_div; in __socfpga_gate_init() local
209 rc = of_property_read_u32(node, "fixed-divider", &fixed_div); in __socfpga_gate_init()
211 socfpga_clk->fixed_div = 0; in __socfpga_gate_init()
213 socfpga_clk->fixed_div = fixed_div; in __socfpga_gate_init()
Dclk.h52 u32 fixed_div; member
63 u32 fixed_div; member
/linux-4.4.14/include/linux/clk/
Dti.h141 u8 fixed_div; member
/linux-4.4.14/arch/arm/mach-omap1/
Dclock.h156 u8 fixed_div; member
Dclock.c755 WARN_ON(!clk->fixed_div); in omap_fixed_divisor_recalc()
757 return clk->parent->rate / clk->fixed_div; in omap_fixed_divisor_recalc()
Dclock_data.c193 .fixed_div = 14,