Home
last modified time | relevance | path

Searched refs:dpaux (Results 1 – 10 of 10) sorted by relevance

/linux-4.4.14/drivers/gpu/drm/tegra/
Ddpaux.c59 static inline u32 tegra_dpaux_readl(struct tegra_dpaux *dpaux, in tegra_dpaux_readl() argument
62 return readl(dpaux->regs + (offset << 2)); in tegra_dpaux_readl()
65 static inline void tegra_dpaux_writel(struct tegra_dpaux *dpaux, in tegra_dpaux_writel() argument
68 writel(value, dpaux->regs + (offset << 2)); in tegra_dpaux_writel()
71 static void tegra_dpaux_write_fifo(struct tegra_dpaux *dpaux, const u8 *buffer, in tegra_dpaux_write_fifo() argument
83 tegra_dpaux_writel(dpaux, value, DPAUX_DP_AUXDATA_WRITE(i)); in tegra_dpaux_write_fifo()
87 static void tegra_dpaux_read_fifo(struct tegra_dpaux *dpaux, u8 *buffer, in tegra_dpaux_read_fifo() argument
96 value = tegra_dpaux_readl(dpaux, DPAUX_DP_AUXDATA_READ(i)); in tegra_dpaux_read_fifo()
107 struct tegra_dpaux *dpaux = to_dpaux(aux); in tegra_dpaux_transfer() local
173 tegra_dpaux_writel(dpaux, msg->address, DPAUX_DP_AUXADDR); in tegra_dpaux_transfer()
[all …]
Ddrm.h254 enum drm_connector_status tegra_dpaux_detect(struct tegra_dpaux *dpaux);
255 int tegra_dpaux_attach(struct tegra_dpaux *dpaux, struct tegra_output *output);
256 int tegra_dpaux_detach(struct tegra_dpaux *dpaux);
257 int tegra_dpaux_enable(struct tegra_dpaux *dpaux);
258 int tegra_dpaux_disable(struct tegra_dpaux *dpaux);
259 int tegra_dpaux_prepare(struct tegra_dpaux *dpaux, u8 encoding);
260 int tegra_dpaux_train(struct tegra_dpaux *dpaux, struct drm_dp_link *link,
Dsor.c176 struct tegra_dpaux *dpaux; member
276 err = tegra_dpaux_prepare(sor->dpaux, DP_SET_ANSI_8B10B); in tegra_sor_dp_train_fast()
291 err = tegra_dpaux_train(sor->dpaux, link, pattern); in tegra_sor_dp_train_fast()
312 err = tegra_dpaux_train(sor->dpaux, link, pattern); in tegra_sor_dp_train_fast()
327 err = tegra_dpaux_train(sor->dpaux, link, pattern); in tegra_sor_dp_train_fast()
1047 if (sor->dpaux) in tegra_sor_connector_detect()
1048 return tegra_dpaux_detect(sor->dpaux); in tegra_sor_connector_detect()
1069 if (sor->dpaux) in tegra_sor_connector_get_modes()
1070 tegra_dpaux_enable(sor->dpaux); in tegra_sor_connector_get_modes()
1074 if (sor->dpaux) in tegra_sor_connector_get_modes()
[all …]
DMakefile14 dpaux.o \
/linux-4.4.14/Documentation/devicetree/bindings/display/tegra/
Dnvidia,tegra20-host1x.txt226 - nvidia,dpaux: phandle to a DispayPort AUX interface
228 - dpaux: DisplayPort AUX interface
229 - compatible: For Tegra124, must contain "nvidia,tegra124-dpaux". Otherwise,
230 must contain '"nvidia,<chip>-dpaux", "nvidia,tegra124-dpaux"', where
237 - dpaux: clock input for the DPAUX hardware
242 - dpaux
/linux-4.4.14/arch/arm/boot/dts/
Dtegra124-nyan.dtsi31 nvidia,dpaux = <&dpaux>;
35 dpaux@0,545c0000 {
Dtegra124.dtsi154 dpaux: dpaux@0,545c0000 { label
155 compatible = "nvidia,tegra124-dpaux";
160 clock-names = "dpaux", "parent";
162 reset-names = "dpaux";
Dtegra124-venice2.dts36 nvidia,dpaux = <&dpaux>;
40 dpaux@0,545c0000 {
986 ddc-i2c-bus = <&dpaux>;
Dtegra124-nyan-big.dts15 ddc-i2c-bus = <&dpaux>;
Dtegra124-nyan-blaze.dts15 ddc-i2c-bus = <&dpaux>;