Searched refs:clk_pll1 (Results 1 – 4 of 4) sorted by relevance
| /linux-4.4.14/arch/arm/mach-ep93xx/ |
| D | clock.c | 74 static struct clk clk_pll1 = { variable
78 .parent = &clk_pll1,
81 .parent = &clk_pll1,
84 .parent = &clk_pll1,
210 INIT_CK(NULL, "pll1", &clk_pll1),
362 max_rate = max3(clk_pll1.rate / 4, clk_pll2.rate / 4, clk_xtali.rate / 4); in calc_clk_div()
378 mclk = &clk_pll1; in calc_clk_div()
524 clk_pll1.rate = clk_xtali.rate; in ep93xx_clock_init()
526 clk_pll1.rate = calc_pll_rate(value); in ep93xx_clock_init()
529 clk_f.rate = clk_pll1.rate / fclk_divisors[(value >> 25) & 0x7]; in ep93xx_clock_init()
[all …]
|
| /linux-4.4.14/drivers/clk/sirf/ |
| D | clk-common.c | 218 static struct clk_pll clk_pll1 = { variable
410 if (rate == clk_get_rate(clk_pll1.hw.clk)) { in cpu_clk_set_rate()
411 ret1 = clk_set_parent(hw->clk, clk_pll1.hw.clk); in cpu_clk_set_rate()
428 if (cur_parent == clk_pll1.hw.clk) { in cpu_clk_set_rate()
433 ret2 = clk_set_rate(clk_pll1.hw.clk, rate); in cpu_clk_set_rate()
435 ret1 = clk_set_parent(hw->clk, clk_pll1.hw.clk); in cpu_clk_set_rate()
|
| D | clk-prima2.c | 71 &clk_pll1.hw,
|
| D | clk-atlas6.c | 72 &clk_pll1.hw,
|