/linux-4.4.14/drivers/net/wireless/b43/ |
H A D | phy_lcn.c | 130 b43_phy_maskset(dev, 0x4eb, ~0x7, 0x2); b43_radio_2064_init() 132 b43_phy_maskset(dev, 0x46a, 0xff00, 0x19); b43_radio_2064_init() 194 b43_phy_maskset(dev, 0x439, ~0xfff, dac_ctrl); b43_phy_lcn_set_dac_gain() 245 b43_phy_maskset(dev, 0x634, ~0xff, 0xc); b43_phy_lcn_rev0_baseband_init() 247 b43_phy_maskset(dev, 0x634, ~0xff, 0xa); b43_phy_lcn_rev0_baseband_init() 253 b43_phy_maskset(dev, 0x448, ~0x300, 0x100); b43_phy_lcn_rev0_baseband_init() 254 b43_phy_maskset(dev, 0x608, ~0xff, 0x17); b43_phy_lcn_rev0_baseband_init() 255 b43_phy_maskset(dev, 0x604, ~0x7ff, 0x3ea); b43_phy_lcn_rev0_baseband_init() 263 b43_phy_maskset(dev, 0x42f, ~0x7, 0x3); b43_phy_lcn_bu_tweaks() 264 b43_phy_maskset(dev, 0x030, ~0x7, 0x3); b43_phy_lcn_bu_tweaks() 269 b43_phy_maskset(dev, 0x4df, (u16) ~0xff00, 0xf700); b43_phy_lcn_bu_tweaks() 274 b43_phy_maskset(dev, 0x434, ~0xff, 0xfd); b43_phy_lcn_bu_tweaks() 275 b43_phy_maskset(dev, 0x420, ~0xff, 0x10); b43_phy_lcn_bu_tweaks() 282 b43_phy_maskset(dev, 0x429, ~0xf, 0x9); b43_phy_lcn_bu_tweaks() 283 b43_phy_maskset(dev, 0x429, ~(0x3f << 4), 0xe << 4); b43_phy_lcn_bu_tweaks() 286 b43_phy_maskset(dev, 0x423, ~0xff, 0x46); b43_phy_lcn_bu_tweaks() 287 b43_phy_maskset(dev, 0x411, ~0xff, 1); b43_phy_lcn_bu_tweaks() 292 b43_phy_maskset(dev, 0x656, ~0xf, 2); b43_phy_lcn_bu_tweaks() 355 b43_phy_maskset(dev, 0x4a5, ~0x7000, 0x5000); b43_phy_lcn_sense_setup() 357 b43_phy_maskset(dev, 0x40d, ~0xff, 64); b43_phy_lcn_sense_setup() 358 b43_phy_maskset(dev, 0x40d, ~0x700, 0x600); b43_phy_lcn_sense_setup() 359 b43_phy_maskset(dev, 0x4a2, ~0xff, 64); b43_phy_lcn_sense_setup() 360 b43_phy_maskset(dev, 0x4a2, ~0x700, 0x600); b43_phy_lcn_sense_setup() 361 b43_phy_maskset(dev, 0x4d9, ~0x70, 0x20); b43_phy_lcn_sense_setup() 362 b43_phy_maskset(dev, 0x4d9, ~0x700, 0x300); b43_phy_lcn_sense_setup() 363 b43_phy_maskset(dev, 0x4d9, ~0x7000, 0x1000); b43_phy_lcn_sense_setup() 380 b43_phy_maskset(dev, 0x4d7, ~0x7000, 0x1000); b43_phy_lcn_sense_setup() 388 b43_phy_maskset(dev, 0x4d7, ~0x7000, 0x3000); b43_phy_lcn_sense_setup() 397 b43_phy_maskset(dev, 0x4d8, ~(0x3ff << 2), auxpga_vmid << 2); b43_phy_lcn_sense_setup() 399 b43_phy_maskset(dev, 0x4d8, ~(0x7 << 12), auxpga_gain << 12); b43_phy_lcn_sense_setup() 505 b43_phy_maskset(dev, 0x4b0, ~(0x1 << 7), enable << 7); b43_phy_lcn_set_tx_gain_override() 506 b43_phy_maskset(dev, 0x4b0, ~(0x1 << 14), enable << 14); b43_phy_lcn_set_tx_gain_override() 507 b43_phy_maskset(dev, 0x43b, ~(0x1 << 6), enable << 6); b43_phy_lcn_set_tx_gain_override() 518 b43_phy_maskset(dev, 0x4fb, ~0x7fff, b43_phy_lcn_set_tx_gain() 522 b43_phy_maskset(dev, 0x4fd, ~0x7fff, b43_phy_lcn_set_tx_gain() 591 b43_phy_maskset(dev, 0x448, ~0x300, (channel == 14) ? 0x200 : 0x100); b43_phy_lcn_set_channel_tweaks() 604 b43_phy_maskset(dev, 0x424, (u16) ~0xff00, 0x1b00); b43_phy_lcn_set_channel_tweaks() 616 b43_phy_maskset(dev, 0x424, (u16) ~0xff00, 0x1f00); b43_phy_lcn_set_channel_tweaks() 649 b43_phy_maskset(dev, 0x448, ~(0x3 << 8), (2) << 8); b43_phy_lcn_set_channel() 652 b43_phy_maskset(dev, 0x448, ~(0x3 << 8), (1) << 8); b43_phy_lcn_set_channel() 659 b43_phy_maskset(dev, 0x4eb, ~(0x7 << 3), 0x1 << 3); b43_phy_lcn_set_channel() 711 b43_phy_maskset(dev, 0x663, 0xFF00, 0x64); b43_phy_lcn_op_init()
|
H A D | phy_lp.c | 222 b43_phy_maskset(dev, B43_LPPHY_OFDMSYNCTHRESH0, 0xFF00, 0x0078); lpphy_baseband_rev0_1_init() 223 b43_phy_maskset(dev, B43_LPPHY_CLIPCTRTHRESH, 0x83FF, 0x5800); lpphy_baseband_rev0_1_init() 225 b43_phy_maskset(dev, B43_LPPHY_AFE_ADC_CTL_0, 0xFFF8, 0x0004); lpphy_baseband_rev0_1_init() 226 b43_phy_maskset(dev, B43_LPPHY_VERYLOWGAINDB, 0x00FF, 0x5400); lpphy_baseband_rev0_1_init() 227 b43_phy_maskset(dev, B43_LPPHY_HIGAINDB, 0x00FF, 0x2400); lpphy_baseband_rev0_1_init() 228 b43_phy_maskset(dev, B43_LPPHY_LOWGAINDB, 0x00FF, 0x2100); lpphy_baseband_rev0_1_init() 229 b43_phy_maskset(dev, B43_LPPHY_VERYLOWGAINDB, 0xFF00, 0x0006); lpphy_baseband_rev0_1_init() 231 b43_phy_maskset(dev, B43_LPPHY_CLIPCTRTHRESH, 0xFFE0, 0x0005); lpphy_baseband_rev0_1_init() 232 b43_phy_maskset(dev, B43_LPPHY_CLIPCTRTHRESH, 0xFC1F, 0x0180); lpphy_baseband_rev0_1_init() 233 b43_phy_maskset(dev, B43_LPPHY_CLIPCTRTHRESH, 0x83FF, 0x3C00); lpphy_baseband_rev0_1_init() 234 b43_phy_maskset(dev, B43_LPPHY_GAINDIRECTMISMATCH, 0xFFF0, 0x0005); lpphy_baseband_rev0_1_init() 235 b43_phy_maskset(dev, B43_LPPHY_GAIN_MISMATCH_LIMIT, 0xFFC0, 0x001A); lpphy_baseband_rev0_1_init() 236 b43_phy_maskset(dev, B43_LPPHY_CRS_ED_THRESH, 0xFF00, 0x00B3); lpphy_baseband_rev0_1_init() 237 b43_phy_maskset(dev, B43_LPPHY_CRS_ED_THRESH, 0x00FF, 0xAD00); lpphy_baseband_rev0_1_init() 238 b43_phy_maskset(dev, B43_LPPHY_INPUT_PWRDB, lpphy_baseband_rev0_1_init() 246 b43_phy_maskset(dev, B43_LPPHY_LP_RF_SIGNAL_LUT, lpphy_baseband_rev0_1_init() 252 b43_phy_maskset(dev, B43_LPPHY_LP_RF_SIGNAL_LUT, lpphy_baseband_rev0_1_init() 259 b43_phy_maskset(dev, B43_LPPHY_AFE_RSSI_CTL_1, 0xF000, 0x0AAA); lpphy_baseband_rev0_1_init() 261 b43_phy_maskset(dev, B43_LPPHY_AFE_RSSI_CTL_1, 0xF000, 0x02AA); lpphy_baseband_rev0_1_init() 263 b43_phy_maskset(dev, B43_LPPHY_RX_RADIO_CTL, lpphy_baseband_rev0_1_init() 267 b43_phy_maskset(dev, B43_LPPHY_TR_LOOKUP_1, 0xFFC0, 0x000A); lpphy_baseband_rev0_1_init() 268 b43_phy_maskset(dev, B43_LPPHY_TR_LOOKUP_1, 0x3F00, 0x0900); lpphy_baseband_rev0_1_init() 269 b43_phy_maskset(dev, B43_LPPHY_TR_LOOKUP_2, 0xFFC0, 0x000A); lpphy_baseband_rev0_1_init() 270 b43_phy_maskset(dev, B43_LPPHY_TR_LOOKUP_2, 0xC0FF, 0x0B00); lpphy_baseband_rev0_1_init() 271 b43_phy_maskset(dev, B43_LPPHY_TR_LOOKUP_3, 0xFFC0, 0x000A); lpphy_baseband_rev0_1_init() 272 b43_phy_maskset(dev, B43_LPPHY_TR_LOOKUP_3, 0xC0FF, 0x0400); lpphy_baseband_rev0_1_init() 273 b43_phy_maskset(dev, B43_LPPHY_TR_LOOKUP_4, 0xFFC0, 0x000A); lpphy_baseband_rev0_1_init() 274 b43_phy_maskset(dev, B43_LPPHY_TR_LOOKUP_4, 0xC0FF, 0x0B00); lpphy_baseband_rev0_1_init() 275 b43_phy_maskset(dev, B43_LPPHY_TR_LOOKUP_5, 0xFFC0, 0x000A); lpphy_baseband_rev0_1_init() 276 b43_phy_maskset(dev, B43_LPPHY_TR_LOOKUP_5, 0xC0FF, 0x0900); lpphy_baseband_rev0_1_init() 277 b43_phy_maskset(dev, B43_LPPHY_TR_LOOKUP_6, 0xFFC0, 0x000A); lpphy_baseband_rev0_1_init() 278 b43_phy_maskset(dev, B43_LPPHY_TR_LOOKUP_6, 0xC0FF, 0x0B00); lpphy_baseband_rev0_1_init() 279 b43_phy_maskset(dev, B43_LPPHY_TR_LOOKUP_7, 0xFFC0, 0x000A); lpphy_baseband_rev0_1_init() 280 b43_phy_maskset(dev, B43_LPPHY_TR_LOOKUP_7, 0xC0FF, 0x0900); lpphy_baseband_rev0_1_init() 281 b43_phy_maskset(dev, B43_LPPHY_TR_LOOKUP_8, 0xFFC0, 0x000A); lpphy_baseband_rev0_1_init() 282 b43_phy_maskset(dev, B43_LPPHY_TR_LOOKUP_8, 0xC0FF, 0x0B00); lpphy_baseband_rev0_1_init() 286 b43_phy_maskset(dev, B43_LPPHY_TR_LOOKUP_1, 0xFFC0, 0x0001); lpphy_baseband_rev0_1_init() 287 b43_phy_maskset(dev, B43_LPPHY_TR_LOOKUP_1, 0xC0FF, 0x0400); lpphy_baseband_rev0_1_init() 288 b43_phy_maskset(dev, B43_LPPHY_TR_LOOKUP_2, 0xFFC0, 0x0001); lpphy_baseband_rev0_1_init() 289 b43_phy_maskset(dev, B43_LPPHY_TR_LOOKUP_2, 0xC0FF, 0x0500); lpphy_baseband_rev0_1_init() 290 b43_phy_maskset(dev, B43_LPPHY_TR_LOOKUP_3, 0xFFC0, 0x0002); lpphy_baseband_rev0_1_init() 291 b43_phy_maskset(dev, B43_LPPHY_TR_LOOKUP_3, 0xC0FF, 0x0800); lpphy_baseband_rev0_1_init() 292 b43_phy_maskset(dev, B43_LPPHY_TR_LOOKUP_4, 0xFFC0, 0x0002); lpphy_baseband_rev0_1_init() 293 b43_phy_maskset(dev, B43_LPPHY_TR_LOOKUP_4, 0xC0FF, 0x0A00); lpphy_baseband_rev0_1_init() 296 b43_phy_maskset(dev, B43_LPPHY_TR_LOOKUP_1, 0xFFC0, 0x0004); lpphy_baseband_rev0_1_init() 297 b43_phy_maskset(dev, B43_LPPHY_TR_LOOKUP_1, 0xC0FF, 0x0800); lpphy_baseband_rev0_1_init() 298 b43_phy_maskset(dev, B43_LPPHY_TR_LOOKUP_2, 0xFFC0, 0x0004); lpphy_baseband_rev0_1_init() 299 b43_phy_maskset(dev, B43_LPPHY_TR_LOOKUP_2, 0xC0FF, 0x0C00); lpphy_baseband_rev0_1_init() 300 b43_phy_maskset(dev, B43_LPPHY_TR_LOOKUP_3, 0xFFC0, 0x0002); lpphy_baseband_rev0_1_init() 301 b43_phy_maskset(dev, B43_LPPHY_TR_LOOKUP_3, 0xC0FF, 0x0100); lpphy_baseband_rev0_1_init() 302 b43_phy_maskset(dev, B43_LPPHY_TR_LOOKUP_4, 0xFFC0, 0x0002); lpphy_baseband_rev0_1_init() 303 b43_phy_maskset(dev, B43_LPPHY_TR_LOOKUP_4, 0xC0FF, 0x0300); lpphy_baseband_rev0_1_init() 305 b43_phy_maskset(dev, B43_LPPHY_TR_LOOKUP_1, 0xFFC0, 0x000A); lpphy_baseband_rev0_1_init() 306 b43_phy_maskset(dev, B43_LPPHY_TR_LOOKUP_1, 0xC0FF, 0x0900); lpphy_baseband_rev0_1_init() 307 b43_phy_maskset(dev, B43_LPPHY_TR_LOOKUP_2, 0xFFC0, 0x000A); lpphy_baseband_rev0_1_init() 308 b43_phy_maskset(dev, B43_LPPHY_TR_LOOKUP_2, 0xC0FF, 0x0B00); lpphy_baseband_rev0_1_init() 309 b43_phy_maskset(dev, B43_LPPHY_TR_LOOKUP_3, 0xFFC0, 0x0006); lpphy_baseband_rev0_1_init() 310 b43_phy_maskset(dev, B43_LPPHY_TR_LOOKUP_3, 0xC0FF, 0x0500); lpphy_baseband_rev0_1_init() 311 b43_phy_maskset(dev, B43_LPPHY_TR_LOOKUP_4, 0xFFC0, 0x0006); lpphy_baseband_rev0_1_init() 312 b43_phy_maskset(dev, B43_LPPHY_TR_LOOKUP_4, 0xC0FF, 0x0700); lpphy_baseband_rev0_1_init() 332 b43_phy_maskset(dev, B43_LPPHY_MINPWR_LEVEL, 0x00FF, 0xA400); lpphy_baseband_rev0_1_init() 333 b43_phy_maskset(dev, B43_LPPHY_CRSGAIN_CTL, 0xF0FF, 0x0B00); lpphy_baseband_rev0_1_init() 334 b43_phy_maskset(dev, B43_LPPHY_SYNCPEAKCNT, 0xFFF8, 0x0007); lpphy_baseband_rev0_1_init() 335 b43_phy_maskset(dev, B43_LPPHY_DSSS_CONFIRM_CNT, 0xFFF8, 0x0003); lpphy_baseband_rev0_1_init() 336 b43_phy_maskset(dev, B43_LPPHY_DSSS_CONFIRM_CNT, 0xFFC7, 0x0020); lpphy_baseband_rev0_1_init() 421 b43_phy_maskset(dev, B43_LPPHY_OFDMSYNCTHRESH0, 0xFF00, 0xB4); lpphy_baseband_rev2plus_init() 422 b43_phy_maskset(dev, B43_LPPHY_DCOFFSETTRANSIENT, 0xF8FF, 0x200); lpphy_baseband_rev2plus_init() 423 b43_phy_maskset(dev, B43_LPPHY_DCOFFSETTRANSIENT, 0xFF00, 0x7F); lpphy_baseband_rev2plus_init() 424 b43_phy_maskset(dev, B43_LPPHY_GAINDIRECTMISMATCH, 0xFF0F, 0x40); lpphy_baseband_rev2plus_init() 425 b43_phy_maskset(dev, B43_LPPHY_PREAMBLECONFIRMTO, 0xFF00, 0x2); lpphy_baseband_rev2plus_init() 431 b43_phy_maskset(dev, B43_PHY_OFDM(0x10A), 0xFF01, 0x14); lpphy_baseband_rev2plus_init() 433 b43_phy_maskset(dev, B43_PHY_OFDM(0x10A), 0xFF01, 0x10); lpphy_baseband_rev2plus_init() 435 b43_phy_maskset(dev, B43_PHY_OFDM(0xDF), 0xFF00, 0xF4); lpphy_baseband_rev2plus_init() 436 b43_phy_maskset(dev, B43_PHY_OFDM(0xDF), 0x00FF, 0xF100); lpphy_baseband_rev2plus_init() 438 b43_phy_maskset(dev, B43_LPPHY_HIGAINDB, 0xFF00, 0x46); lpphy_baseband_rev2plus_init() 439 b43_phy_maskset(dev, B43_PHY_OFDM(0xE4), 0xFF00, 0x10); lpphy_baseband_rev2plus_init() 440 b43_phy_maskset(dev, B43_LPPHY_PWR_THRESH1, 0xFFF0, 0x9); lpphy_baseband_rev2plus_init() 442 b43_phy_maskset(dev, B43_LPPHY_VERYLOWGAINDB, 0x00FF, 0x5500); lpphy_baseband_rev2plus_init() 443 b43_phy_maskset(dev, B43_LPPHY_CLIPCTRTHRESH, 0xFC1F, 0xA0); lpphy_baseband_rev2plus_init() 444 b43_phy_maskset(dev, B43_LPPHY_GAINDIRECTMISMATCH, 0xE0FF, 0x300); lpphy_baseband_rev2plus_init() 445 b43_phy_maskset(dev, B43_LPPHY_HIGAINDB, 0x00FF, 0x2A00); lpphy_baseband_rev2plus_init() 447 b43_phy_maskset(dev, B43_LPPHY_LOWGAINDB, 0x00FF, 0x2100); lpphy_baseband_rev2plus_init() 448 b43_phy_maskset(dev, B43_LPPHY_VERYLOWGAINDB, 0xFF00, 0xA); lpphy_baseband_rev2plus_init() 450 b43_phy_maskset(dev, B43_LPPHY_LOWGAINDB, 0x00FF, 0x1E00); lpphy_baseband_rev2plus_init() 451 b43_phy_maskset(dev, B43_LPPHY_VERYLOWGAINDB, 0xFF00, 0xD); lpphy_baseband_rev2plus_init() 453 b43_phy_maskset(dev, B43_PHY_OFDM(0xFE), 0xFFE0, 0x1F); lpphy_baseband_rev2plus_init() 454 b43_phy_maskset(dev, B43_PHY_OFDM(0xFF), 0xFFE0, 0xC); lpphy_baseband_rev2plus_init() 455 b43_phy_maskset(dev, B43_PHY_OFDM(0x100), 0xFF00, 0x19); lpphy_baseband_rev2plus_init() 456 b43_phy_maskset(dev, B43_PHY_OFDM(0xFF), 0x03FF, 0x3C00); lpphy_baseband_rev2plus_init() 457 b43_phy_maskset(dev, B43_PHY_OFDM(0xFE), 0xFC1F, 0x3E0); lpphy_baseband_rev2plus_init() 458 b43_phy_maskset(dev, B43_PHY_OFDM(0xFF), 0xFFE0, 0xC); lpphy_baseband_rev2plus_init() 459 b43_phy_maskset(dev, B43_PHY_OFDM(0x100), 0x00FF, 0x1900); lpphy_baseband_rev2plus_init() 460 b43_phy_maskset(dev, B43_LPPHY_CLIPCTRTHRESH, 0x83FF, 0x5800); lpphy_baseband_rev2plus_init() 461 b43_phy_maskset(dev, B43_LPPHY_CLIPCTRTHRESH, 0xFFE0, 0x12); lpphy_baseband_rev2plus_init() 462 b43_phy_maskset(dev, B43_LPPHY_GAINMISMATCH, 0x0FFF, 0x9000); lpphy_baseband_rev2plus_init() 471 b43_phy_maskset(dev, B43_LPPHY_CRSGAIN_CTL, 0xF0FF, 0xB00); lpphy_baseband_rev2plus_init() 472 b43_phy_maskset(dev, B43_LPPHY_SYNCPEAKCNT, 0xFFF8, 0x6); lpphy_baseband_rev2plus_init() 473 b43_phy_maskset(dev, B43_LPPHY_MINPWR_LEVEL, 0x00FF, 0x9D00); lpphy_baseband_rev2plus_init() 474 b43_phy_maskset(dev, B43_LPPHY_MINPWR_LEVEL, 0xFF00, 0xA1); lpphy_baseband_rev2plus_init() 479 b43_phy_maskset(dev, B43_LPPHY_CRS_ED_THRESH, 0xFF00, 0xB3); lpphy_baseband_rev2plus_init() 480 b43_phy_maskset(dev, B43_LPPHY_CRS_ED_THRESH, 0x00FF, 0xAD00); lpphy_baseband_rev2plus_init() 481 b43_phy_maskset(dev, B43_LPPHY_INPUT_PWRDB, 0xFF00, lpphy->rx_pwr_offset); lpphy_baseband_rev2plus_init() 491 b43_phy_maskset(dev, B43_LPPHY_AFE_CTL, 0x00FF, 0x8800); lpphy_baseband_rev2plus_init() 492 b43_phy_maskset(dev, B43_LPPHY_AFE_ADC_CTL_1, 0xFC3C, 0x0400); lpphy_baseband_rev2plus_init() 674 b43_phy_maskset(dev, B43_PHY_OFDM(0xF2 + e->phy_offset), lpphy_sync_stx() 736 b43_phy_maskset(dev, B43_LPPHY_CRSGAIN_CTL, 0xFF1F, 0x80); lpphy_set_deaf() 750 b43_phy_maskset(dev, B43_LPPHY_CRSGAIN_CTL, lpphy_clear_deaf() 753 b43_phy_maskset(dev, B43_LPPHY_CRSGAIN_CTL, lpphy_clear_deaf() 761 b43_phy_maskset(dev, B43_LPPHY_RF_OVERRIDE_VAL_0, 0xFFFC, trsw); lpphy_set_trsw_over() 883 b43_phy_maskset(dev, B43_LPPHY_AFE_DAC_CTL, 0xF000, ctl); lpphy_set_dac_gain() 893 b43_phy_maskset(dev, B43_PHY_OFDM(0xFB), 0xE03F, gain << 6); lpphy_set_pa_gain() 894 b43_phy_maskset(dev, B43_PHY_OFDM(0xFD), 0x80FF, gain << 8); lpphy_set_pa_gain() 904 b43_phy_maskset(dev, B43_LPPHY_TX_GAIN_CTL_OVERRIDE_VAL, lpphy_set_tx_gains() 914 b43_phy_maskset(dev, B43_PHY_OFDM(0xFB), lpphy_set_tx_gains() 918 b43_phy_maskset(dev, B43_PHY_OFDM(0xFD), lpphy_set_tx_gains() 931 b43_phy_maskset(dev, B43_LPPHY_RF_OVERRIDE_VAL_0, 0xFFFE, trsw); lpphy_rev0_1_set_rx_gain() 932 b43_phy_maskset(dev, B43_LPPHY_RF_OVERRIDE_2_VAL, lpphy_rev0_1_set_rx_gain() 934 b43_phy_maskset(dev, B43_LPPHY_RF_OVERRIDE_2_VAL, lpphy_rev0_1_set_rx_gain() 947 b43_phy_maskset(dev, B43_LPPHY_RF_OVERRIDE_VAL_0, 0xFFFE, trsw); lpphy_rev2plus_set_rx_gain() 948 b43_phy_maskset(dev, B43_LPPHY_RF_OVERRIDE_2_VAL, lpphy_rev2plus_set_rx_gain() 950 b43_phy_maskset(dev, B43_LPPHY_RF_OVERRIDE_2_VAL, lpphy_rev2plus_set_rx_gain() 953 b43_phy_maskset(dev, B43_LPPHY_AFE_DDFS, 0xFFF0, high_gain); lpphy_rev2plus_set_rx_gain() 956 b43_phy_maskset(dev, B43_LPPHY_RF_OVERRIDE_2_VAL, lpphy_rev2plus_set_rx_gain() 958 b43_phy_maskset(dev, B43_PHY_OFDM(0xE6), 0xFFE7, tmp << 3); lpphy_rev2plus_set_rx_gain() 989 b43_phy_maskset(dev, B43_LPPHY_AFE_DDFS_INCR_INIT, 0xFF80, incr1); lpphy_run_ddfs() 990 b43_phy_maskset(dev, B43_LPPHY_AFE_DDFS_INCR_INIT, 0x80FF, incr2 << 8); lpphy_run_ddfs() 991 b43_phy_maskset(dev, B43_LPPHY_AFE_DDFS, 0xFFF7, i_on << 3); lpphy_run_ddfs() 992 b43_phy_maskset(dev, B43_LPPHY_AFE_DDFS, 0xFFEF, q_on << 4); lpphy_run_ddfs() 993 b43_phy_maskset(dev, B43_LPPHY_AFE_DDFS, 0xFF9F, scale_idx << 5); lpphy_run_ddfs() 1006 b43_phy_maskset(dev, B43_LPPHY_IQ_ENABLE_WAIT_TIME_ADDR, 0xFF00, time); lpphy_rx_iq_est() 1141 b43_phy_maskset(dev, B43_LPPHY_TX_PWR_CTL_CMD, lpphy_write_tx_pctl_mode_to_hardware() 1163 b43_phy_maskset(dev, B43_LPPHY_TX_PWR_CTL_CMD, lpphy_set_tx_power_control() 1165 b43_phy_maskset(dev, B43_LPPHY_TX_PWR_CTL_NNUM, lpphy_set_tx_power_control() 1231 b43_phy_maskset(dev, B43_LPPHY_LP_PHY_CTL, 0xFFBF, 0x40); lpphy_rev0_1_rc_calib() 1232 b43_phy_maskset(dev, B43_LPPHY_RF_OVERRIDE_2_VAL, 0xFFF8, 0x1); lpphy_rev0_1_rc_calib() 1233 b43_phy_maskset(dev, B43_LPPHY_RF_OVERRIDE_2_VAL, 0xFFC7, 0x8); lpphy_rev0_1_rc_calib() 1234 b43_phy_maskset(dev, B43_LPPHY_RF_OVERRIDE_2_VAL, 0xFF3F, 0xC0); lpphy_rev0_1_rc_calib() 1364 b43_phy_maskset(dev, B43_LPPHY_CRSGAIN_CTL, 0xFFFD, antenna & 0x2); b43_lpphy_op_set_rx_antenna() 1365 b43_phy_maskset(dev, B43_LPPHY_CRSGAIN_CTL, 0xFFFE, antenna & 0x1); b43_lpphy_op_set_rx_antenna() 1402 b43_phy_maskset(dev, B43_LPPHY_TX_GAIN_CTL_OVERRIDE_VAL, lpphy_set_tx_power_by_index() 1417 b43_phy_maskset(dev, B43_LPPHY_RF_PWR_OVERRIDE, 0xFF00, lpphy_set_tx_power_by_index() 1462 b43_phy_maskset(dev, B43_LPPHY_LP_PHY_CTL, 0xFCFF, tmp << 9); lpphy_set_analog_filter() 1481 b43_phy_maskset(dev, B43_LPPHY_AFE_CTL_OVRVAL, lpphy_set_tssi_mux() 1502 b43_phy_maskset(dev, B43_LPPHY_TX_PWR_CTL_NNUM, 0xFF00, 0xFF); lpphy_tx_pctl_init_hw() 1503 b43_phy_maskset(dev, B43_LPPHY_TX_PWR_CTL_NNUM, 0x8FFF, 0x5000); lpphy_tx_pctl_init_hw() 1504 b43_phy_maskset(dev, B43_LPPHY_TX_PWR_CTL_IDLETSSI, 0xFFC0, 0x1F); lpphy_tx_pctl_init_hw() 1507 b43_phy_maskset(dev, B43_LPPHY_LP_PHY_CTL, 0xDFFF, 0x2000); lpphy_tx_pctl_init_hw() 1510 b43_phy_maskset(dev, B43_PHY_OFDM(0x103), 0xFFFB, 0x4); lpphy_tx_pctl_init_hw() 1511 b43_phy_maskset(dev, B43_PHY_OFDM(0x103), 0xFFEF, 0x10); lpphy_tx_pctl_init_hw() 1515 b43_phy_maskset(dev, B43_LPPHY_TX_PWR_CTL_IDLETSSI, 0x7FFF, 0x8000); lpphy_tx_pctl_init_hw() 1518 b43_phy_maskset(dev, B43_LPPHY_TX_PWR_CTL_CMD, lpphy_tx_pctl_init_hw() 1522 b43_phy_maskset(dev, B43_LPPHY_TX_PWR_CTL_CMD, lpphy_tx_pctl_init_hw() 1527 b43_phy_maskset(dev, B43_LPPHY_RF_OVERRIDE_0, 0xEFFF, 0x1000); lpphy_tx_pctl_init_hw() 1537 b43_phy_maskset(dev, B43_LPPHY_TX_PWR_CTL_IDLETSSI, lpphy_tx_pctl_init_hw() 1719 b43_phy_maskset(dev, B43_LPPHY_RX_COMP_COEFF_S, 0xFF00, 0x00C0); lpphy_calc_rx_iq_comp() 1761 b43_phy_maskset(dev, B43_LPPHY_RX_COMP_COEFF_S, 0xFF00, c1); lpphy_calc_rx_iq_comp() 1762 b43_phy_maskset(dev, B43_LPPHY_RX_COMP_COEFF_S, 0x00FF, c0 << 8); lpphy_calc_rx_iq_comp() 1769 b43_phy_maskset(dev, B43_LPPHY_SMPL_PLAY_BUFFER_CTL, lpphy_run_samples() 1773 b43_phy_maskset(dev, B43_LPPHY_SMPL_PLAY_COUNT, 0xF000, loops); lpphy_run_samples() 1774 b43_phy_maskset(dev, B43_LPPHY_SMPL_PLAY_BUFFER_CTL, 0x3F, wait << 6); lpphy_run_samples() 1859 b43_phy_maskset(dev, B43_LPPHY_RF_PWR_OVERRIDE, 0xFF00, old_rf); lpphy_papd_cal_txpwr() 1893 b43_phy_maskset(dev, B43_LPPHY_RX_COMP_COEFF_S, 0xFF00, iqcomp->c1); lpphy_rx_iq_cal() 1894 b43_phy_maskset(dev, B43_LPPHY_RX_COMP_COEFF_S, lpphy_rx_iq_cal() 1907 b43_phy_maskset(dev, B43_LPPHY_RF_OVERRIDE_VAL_0, lpphy_rx_iq_cal() 1911 b43_phy_maskset(dev, B43_LPPHY_RF_OVERRIDE_VAL_0, lpphy_rx_iq_cal()
|
H A D | wa.c | 75 b43_phy_maskset(dev, 0x002A, 0x00FF, 0x0400); b43_wa_initgains() 77 b43_phy_maskset(dev, 0x002A, 0x00FF, 0x1A00); b43_wa_initgains() 272 b43_phy_maskset(dev, 0x0055, 0xFFC0, 0x0004); b43_wa_lms() 328 b43_phy_maskset(dev, B43_PHY_CRS0, ~0x03C0, 0xD000); b43_wa_crs_thr() 385 b43_phy_maskset(dev, B43_PHY_CCKSHIFTBITS_WA, 0x00FF, 0x5700); b43_wa_altagc() 386 b43_phy_maskset(dev, B43_PHY_OFDM(0x1A), ~0x007F, 0x000F); b43_wa_altagc() 387 b43_phy_maskset(dev, B43_PHY_OFDM(0x1A), ~0x3F80, 0x2B80); b43_wa_altagc() 388 b43_phy_maskset(dev, B43_PHY_ANTWRSETT, 0xF0FF, 0x0300); b43_wa_altagc() 390 b43_phy_maskset(dev, B43_PHY_N1P1GAIN, ~0x000F, 0x0008); b43_wa_altagc() 391 b43_phy_maskset(dev, B43_PHY_P1P2GAIN, ~0x0F00, 0x0600); b43_wa_altagc() 392 b43_phy_maskset(dev, B43_PHY_N1N2GAIN, ~0x0F00, 0x0700); b43_wa_altagc() 393 b43_phy_maskset(dev, B43_PHY_N1P1GAIN, ~0x0F00, 0x0100); b43_wa_altagc() 395 b43_phy_maskset(dev, B43_PHY_N1N2GAIN, ~0x000F, 0x0007); b43_wa_altagc() 397 b43_phy_maskset(dev, B43_PHY_OFDM(0x88), ~0x00FF, 0x001C); b43_wa_altagc() 398 b43_phy_maskset(dev, B43_PHY_OFDM(0x88), ~0x3F00, 0x0200); b43_wa_altagc() 399 b43_phy_maskset(dev, B43_PHY_OFDM(0x96), ~0x00FF, 0x001C); b43_wa_altagc() 400 b43_phy_maskset(dev, B43_PHY_OFDM(0x89), ~0x00FF, 0x0020); b43_wa_altagc() 401 b43_phy_maskset(dev, B43_PHY_OFDM(0x89), ~0x3F00, 0x0200); b43_wa_altagc() 402 b43_phy_maskset(dev, B43_PHY_OFDM(0x82), ~0x00FF, 0x002E); b43_wa_altagc() 403 b43_phy_maskset(dev, B43_PHY_OFDM(0x96), 0x00FF, 0x1A00); b43_wa_altagc() 404 b43_phy_maskset(dev, B43_PHY_OFDM(0x81), ~0x00FF, 0x0028); b43_wa_altagc() 405 b43_phy_maskset(dev, B43_PHY_OFDM(0x81), 0x00FF, 0x2C00); b43_wa_altagc() 408 b43_phy_maskset(dev, B43_PHY_OFDM(0x1B), ~0x001E, 0x0002); b43_wa_altagc() 412 b43_phy_maskset(dev, B43_PHY_LPFGAINCTL, ~0x000F, 0x0004); b43_wa_altagc() 415 b43_phy_maskset(dev, B43_PHY_LPFGAINCTL, 0x0FFF, 0x3000); b43_wa_altagc() 418 b43_phy_maskset(dev, B43_PHY_DIVSRCHIDX, 0x8080, 0x7874); b43_wa_altagc() 421 b43_phy_maskset(dev, B43_PHY_DIVP1P2GAIN, ~0x0F00, 0x0600); b43_wa_altagc() 423 b43_phy_maskset(dev, B43_PHY_ANTWRSETT, ~0x00FF, 0x001E); b43_wa_altagc()
|
H A D | phy_g.c | 208 b43_phy_maskset(dev, B43_PHY_DACCTL, 0xFFC3, (baseband_attenuation << 2)); b43_gphy_set_baseband_attenuation() 210 b43_phy_maskset(dev, B43_PHY_DACCTL, 0xFF87, (baseband_attenuation << 3)); b43_gphy_set_baseband_attenuation() 333 b43_phy_maskset(dev, 0x04A0, 0xBFBF, tmp); b43_set_all_gains() 334 b43_phy_maskset(dev, 0x04A1, 0xBFBF, tmp); b43_set_all_gains() 335 b43_phy_maskset(dev, 0x04A2, 0xBFBF, tmp); b43_set_all_gains() 366 b43_phy_maskset(dev, 0x04A0, 0xBFBF, 0x4040); b43_set_original_gains() 367 b43_phy_maskset(dev, 0x04A1, 0xBFBF, 0x4040); b43_set_original_gains() 368 b43_phy_maskset(dev, 0x04A2, 0xBFBF, 0x4000); b43_set_original_gains() 445 b43_phy_maskset(dev, 0x0001, 0x3FFF, 0x4000); b43_calc_nrssi_offset() 447 b43_phy_maskset(dev, 0x0812, 0xFFF3, 0x0004); b43_calc_nrssi_offset() 510 b43_phy_maskset(dev, 0x0003, 0xFF9F, 0x0040); b43_calc_nrssi_offset() 626 b43_phy_maskset(dev, 0x0811, 0xFFCF, 0x0030); b43_calc_nrssi_slope() 627 b43_phy_maskset(dev, 0x0812, 0xFFCF, 0x0010); b43_calc_nrssi_slope() 638 b43_phy_maskset(dev, 0x0003, 0xFF9F, 0x0040); b43_calc_nrssi_slope() 647 b43_phy_maskset(dev, 0x0812, 0xFFCF, 0x0020); b43_calc_nrssi_slope() 648 b43_phy_maskset(dev, 0x0811, 0xFFCF, 0x0020); b43_calc_nrssi_slope() 726 b43_phy_maskset(dev, 0x048A, 0xF000, 0x09EB); b43_calc_nrssi_threshold() 728 b43_phy_maskset(dev, 0x048A, 0xF000, 0x0AED); b43_calc_nrssi_threshold() 873 b43_phy_maskset(dev, 0x04A0, 0xC0C0, 0x0008); b43_radio_interference_mitigation_enable() 875 b43_phy_maskset(dev, 0x04A1, 0xC0C0, 0x0605); b43_radio_interference_mitigation_enable() 877 b43_phy_maskset(dev, 0x04A2, 0xC0C0, 0x0204); b43_radio_interference_mitigation_enable() 879 b43_phy_maskset(dev, 0x04A8, 0xC0C0, 0x0803); b43_radio_interference_mitigation_enable() 881 b43_phy_maskset(dev, 0x04AB, 0xC0C0, 0x0605); b43_radio_interference_mitigation_enable() 938 b43_phy_maskset(dev, B43_PHY_G_CRS, 0xFFFC, 0x0002); b43_radio_interference_mitigation_enable() 947 b43_phy_maskset(dev, 0x04A0, 0xFFC0, 0x001A); b43_radio_interference_mitigation_enable() 960 b43_phy_maskset(dev, 0x04A1, 0xC0FF, 0x1800); b43_radio_interference_mitigation_enable() 961 b43_phy_maskset(dev, 0x04A1, 0xFFC0, 0x0015); b43_radio_interference_mitigation_enable() 962 b43_phy_maskset(dev, 0x04A8, 0xCFFF, 0x1000); b43_radio_interference_mitigation_enable() 963 b43_phy_maskset(dev, 0x04A8, 0xF0FF, 0x0A00); b43_radio_interference_mitigation_enable() 964 b43_phy_maskset(dev, 0x04AB, 0xCFFF, 0x1000); b43_radio_interference_mitigation_enable() 965 b43_phy_maskset(dev, 0x04AB, 0xF0FF, 0x0800); b43_radio_interference_mitigation_enable() 966 b43_phy_maskset(dev, 0x04AB, 0xFFCF, 0x0010); b43_radio_interference_mitigation_enable() 967 b43_phy_maskset(dev, 0x04AB, 0xFFF0, 0x0005); b43_radio_interference_mitigation_enable() 968 b43_phy_maskset(dev, 0x04A8, 0xFFCF, 0x0010); b43_radio_interference_mitigation_enable() 969 b43_phy_maskset(dev, 0x04A8, 0xFFF0, 0x0006); b43_radio_interference_mitigation_enable() 970 b43_phy_maskset(dev, 0x04A2, 0xF0FF, 0x0800); b43_radio_interference_mitigation_enable() 971 b43_phy_maskset(dev, 0x04A0, 0xF0FF, 0x0500); b43_radio_interference_mitigation_enable() 972 b43_phy_maskset(dev, 0x04A2, 0xFFF0, 0x000B); b43_radio_interference_mitigation_enable() 976 b43_phy_maskset(dev, 0x0415, 0x8000, 0x36D8); b43_radio_interference_mitigation_enable() 977 b43_phy_maskset(dev, 0x0416, 0x8000, 0x36D8); b43_radio_interference_mitigation_enable() 978 b43_phy_maskset(dev, 0x0417, 0xFE00, 0x016D); b43_radio_interference_mitigation_enable() 981 b43_phy_maskset(dev, 0x048A, 0x9FFF, 0x2000); b43_radio_interference_mitigation_enable() 987 b43_phy_maskset(dev, 0x048C, 0xF0FF, 0x0200); b43_radio_interference_mitigation_enable() 989 b43_phy_maskset(dev, 0x04AE, 0xFF00, 0x007F); b43_radio_interference_mitigation_enable() 990 b43_phy_maskset(dev, 0x04AD, 0x00FF, 0x1300); b43_radio_interference_mitigation_enable() 1324 b43_phy_maskset(dev, B43_PHY_CCK(0x03), 0xFFBF, 0x40); b43_radio_init2050() 1510 b43_phy_maskset(dev, 0x0035, 0xF0FF, 0x0700); b43_phy_initb5() 1526 b43_phy_maskset(dev, 0x0013, 0x00FF, 0x1900); b43_phy_initb5() 1527 b43_phy_maskset(dev, 0x0035, 0xFFC0, 0x0064); b43_phy_initb5() 1528 b43_phy_maskset(dev, 0x005D, 0xFF80, 0x000A); b43_phy_initb5() 1691 b43_phy_maskset(dev, 0x5D, 0xFF80, 0x0003); b43_phy_initb6() 1699 b43_phy_maskset(dev, 0x0002, 0xFFC0, 0x0004); b43_phy_initb6() 1756 b43_phy_maskset(dev, B43_PHY_RFOVERVAL, 0xFFCF, 0x10); b43_calc_loopback_gain() 1767 b43_phy_maskset(dev, B43_PHY_CCK(0x03), 0xFF9F, 0x40); b43_calc_loopback_gain() 1783 b43_phy_maskset(dev, B43_PHY_CCK(0x2B), 0xFFC0, 0x01); b43_calc_loopback_gain() 1784 b43_phy_maskset(dev, B43_PHY_CCK(0x2B), 0xC0FF, 0x800); b43_calc_loopback_gain() 1802 b43_phy_maskset(dev, B43_PHY_RFOVERVAL, 0xF0FF, (j << 8)); b43_calc_loopback_gain() 1803 b43_phy_maskset(dev, B43_PHY_PGACTL, 0x0FFF, 0xA000); b43_calc_loopback_gain() 1817 b43_phy_maskset(dev, B43_PHY_RFOVERVAL, 0xF0FF, (j << 8)); b43_calc_loopback_gain() 1818 b43_phy_maskset(dev, B43_PHY_PGACTL, 0x0FFF, 0xA000); b43_calc_loopback_gain() 1875 b43_phy_maskset(dev, 0x047A, 0xFF0F, 0x0010); b43_hardware_pctl_early_init() 1877 b43_phy_maskset(dev, 0x004E, 0xFFC0, 0x0010); b43_hardware_pctl_early_init() 1885 b43_phy_maskset(dev, 0x004E, 0xFFC0, 0x0010); b43_hardware_pctl_early_init() 1887 b43_phy_maskset(dev, 0x047A, 0xFF0F, 0x0010); b43_hardware_pctl_early_init() 1903 b43_phy_maskset(dev, 0x0036, 0xFFC0, (gphy->tgt_idle_tssi - gphy->cur_idle_tssi)); b43_hardware_pctl_init_gphy() 1904 b43_phy_maskset(dev, 0x0478, 0xFF00, (gphy->tgt_idle_tssi - gphy->cur_idle_tssi)); b43_hardware_pctl_init_gphy() 2024 b43_phy_maskset(dev, B43_PHY_OFDM(0xCC), 0x00FF, 0x1F00); b43_phy_initg() 2052 b43_phy_maskset(dev, B43_PHY_CCK(0x36), 0x0FFF, (gphy->lo_control->tx_bias << 12)); b43_phy_initg() 2306 b43_phy_maskset(dev, 0x0802, 0xFFFC, 0x0003); b43_gphy_aci_scan() 2661 b43_phy_maskset(dev, B43_PHY_BBANDCFG, ~B43_PHY_BBANDCFG_RXANT, b43_gphy_op_set_rx_antenna() 2690 b43_phy_maskset(dev, B43_PHY_DIVSRCHGAINBACK, 0xFF00, 0x15); b43_gphy_op_set_rx_antenna() 2695 b43_phy_maskset(dev, B43_PHY_ADIVRELATED, 0xFF00, 8); b43_gphy_op_set_rx_antenna()
|
H A D | phy_ht.c | 244 b43_phy_maskset(dev, B43_PHY_HT_CLASS_CTL, ~allowed, tmp); b43_phy_ht_classifier() 688 b43_phy_maskset(dev, B43_PHY_HT_TXPCTL_CMD_C1, b43_phy_ht_tx_power_ctl_setup() 690 b43_phy_maskset(dev, B43_PHY_HT_TXPCTL_CMD_C2, b43_phy_ht_tx_power_ctl_setup() 692 b43_phy_maskset(dev, B43_PHY_HT_TXPCTL_CMD_C3, b43_phy_ht_tx_power_ctl_setup() 698 b43_phy_maskset(dev, B43_PHY_HT_TXPCTL_IDLE_TSSI, b43_phy_ht_tx_power_ctl_setup() 701 b43_phy_maskset(dev, B43_PHY_HT_TXPCTL_IDLE_TSSI, b43_phy_ht_tx_power_ctl_setup() 704 b43_phy_maskset(dev, B43_PHY_HT_TXPCTL_IDLE_TSSI2, b43_phy_ht_tx_power_ctl_setup() 708 b43_phy_maskset(dev, B43_PHY_HT_TXPCTL_N, ~B43_PHY_HT_TXPCTL_N_TSSID, b43_phy_ht_tx_power_ctl_setup() 710 b43_phy_maskset(dev, B43_PHY_HT_TXPCTL_N, ~B43_PHY_HT_TXPCTL_N_NPTIL2, b43_phy_ht_tx_power_ctl_setup() 714 b43_phy_maskset(dev, B43_PHY_HT_TXPCTL_CMD_C1, 0x800, 0) b43_phy_ht_tx_power_ctl_setup() 715 b43_phy_maskset(dev, B43_PHY_HT_TXPCTL_CMD_C1, 0x400, 0) b43_phy_ht_tx_power_ctl_setup() 718 b43_phy_maskset(dev, B43_PHY_HT_TXPCTL_TARG_PWR, b43_phy_ht_tx_power_ctl_setup() 721 b43_phy_maskset(dev, B43_PHY_HT_TXPCTL_TARG_PWR, b43_phy_ht_tx_power_ctl_setup() 724 b43_phy_maskset(dev, B43_PHY_HT_TXPCTL_TARG_PWR2, b43_phy_ht_tx_power_ctl_setup() 960 b43_phy_maskset(dev, 0x0280, 0xff00, 0x3e); b43_phy_ht_op_init() 961 b43_phy_maskset(dev, 0x0283, 0xff00, 0x3e); b43_phy_ht_op_init() 962 b43_phy_maskset(dev, B43_PHY_OFDM(0x0141), 0xff00, 0x46); b43_phy_ht_op_init() 963 b43_phy_maskset(dev, 0x0283, 0xff00, 0x40); b43_phy_ht_op_init() 973 b43_phy_maskset(dev, B43_PHY_OFDM(0x24), 0x3f, 0xd); b43_phy_ht_op_init() 974 b43_phy_maskset(dev, B43_PHY_OFDM(0x64), 0x3f, 0xd); b43_phy_ht_op_init() 975 b43_phy_maskset(dev, B43_PHY_OFDM(0xa4), 0x3f, 0xd); b43_phy_ht_op_init()
|
H A D | phy_a.c | 219 b43_phy_maskset(dev, B43_PHY_OFDM(0x82), 0xF0FF, 0x0300); b43_phy_ww() 247 b43_phy_maskset(dev, B43_PHY_OFDM(0xBB), 0xF000, 0x0053); b43_phy_ww() 248 b43_phy_maskset(dev, B43_PHY_OFDM61, 0xFE1F, 0x0120); b43_phy_ww() 249 b43_phy_maskset(dev, B43_PHY_OFDM(0x13), 0x0FFF, 0x3000); b43_phy_ww() 250 b43_phy_maskset(dev, B43_PHY_OFDM(0x14), 0x0FFF, 0x3000); b43_phy_ww() 314 b43_phy_maskset(dev, B43_PHY_OFDM(0x6E), 0xE000, 0x3CF); b43_phy_inita() 530 b43_phy_maskset(dev, B43_PHY_BBANDCFG, ~B43_PHY_BBANDCFG_RXANT, b43_aphy_op_set_rx_antenna() 543 b43_phy_maskset(dev, B43_PHY_ANTDWELL, 0xFF00, 0x24); b43_aphy_op_set_rx_antenna() 551 b43_phy_maskset(dev, B43_PHY_ADIVRELATED, 0xFF00, 8); b43_aphy_op_set_rx_antenna()
|
H A D | phy_n.c | 202 b43_phy_maskset(dev, val_addr, ~e->val_mask, (value << e->val_shift)); b43_nphy_rf_ctl_override_rev7() 284 b43_phy_maskset(dev, val_addr, b43_nphy_rf_ctl_override() 316 b43_phy_maskset(dev, addr, ~(rf_ctrl->bmask), b43_nphy_rf_ctl_override() 351 b43_phy_maskset(dev, reg, ~0xC0, value << 6); b43_nphy_rf_ctl_intc_override_rev7() 364 b43_phy_maskset(dev, reg, ~tmp, val); b43_nphy_rf_ctl_intc_override_rev7() 377 b43_phy_maskset(dev, reg, ~tmp, val); b43_nphy_rf_ctl_intc_override_rev7() 390 b43_phy_maskset(dev, reg, ~tmp, val); b43_nphy_rf_ctl_intc_override_rev7() 428 b43_phy_maskset(dev, B43_NPHY_RFCTL_INTC1, b43_nphy_rf_ctl_intc_override() 430 b43_phy_maskset(dev, B43_NPHY_TXF_40CO_B1S1, b43_nphy_rf_ctl_intc_override() 447 b43_phy_maskset(dev, B43_NPHY_RFCTL_INTC2, b43_nphy_rf_ctl_intc_override() 449 b43_phy_maskset(dev, B43_NPHY_RFCTL_OVER, b43_nphy_rf_ctl_intc_override() 475 b43_phy_maskset(dev, reg, ~tmp, val); b43_nphy_rf_ctl_intc_override() 485 b43_phy_maskset(dev, reg, ~tmp, val); b43_nphy_rf_ctl_intc_override() 495 b43_phy_maskset(dev, reg, ~tmp, val); b43_nphy_rf_ctl_intc_override() 533 b43_phy_maskset(dev, B43_NPHY_CLASSCTL, 0xFFF8, tmp); b43_nphy_classifier() 634 b43_phy_maskset(dev, B43_NPHY_C1_MINMAX_GAIN, ~B43_NPHY_C1_MINGAIN, b43_nphy_adjust_lna_gain_table() 636 b43_phy_maskset(dev, B43_NPHY_C2_MINMAX_GAIN, ~B43_NPHY_C2_MINGAIN, b43_nphy_adjust_lna_gain_table() 1772 b43_phy_maskset(dev, reg, 0xFDFF, 0x0200); b43_nphy_rev3_rssi_select() 1780 b43_phy_maskset(dev, reg, 0xFCFF, 0); b43_nphy_rev3_rssi_select() 1785 b43_phy_maskset(dev, reg, 0xFFC3, 0); b43_nphy_rev3_rssi_select() 1811 b43_phy_maskset(dev, reg, 0xFCFF, val); b43_nphy_rev3_rssi_select() 1812 b43_phy_maskset(dev, reg, 0xF3FF, val << 2); b43_nphy_rev3_rssi_select() 1863 b43_phy_maskset(dev, B43_NPHY_AFECTL_C1, 0x0FFF, val); b43_nphy_rev2_rssi_select() 1864 b43_phy_maskset(dev, B43_NPHY_AFECTL_C2, 0x0FFF, val); b43_nphy_rev2_rssi_select() 1867 b43_phy_maskset(dev, B43_NPHY_RFCTL_RSSIO1, 0xFFCF, b43_nphy_rev2_rssi_select() 1869 b43_phy_maskset(dev, B43_NPHY_RFCTL_RSSIO2, 0xFFCF, b43_nphy_rev2_rssi_select() 1892 b43_phy_maskset(dev, B43_NPHY_RFCTL_CMD, b43_nphy_rev2_rssi_select() 2574 b43_phy_maskset(dev, B43_NPHY_CRSMINPOWER0, 0xFF00, e->crsmin); b43_nphy_gain_ctl_workarounds_rev3() 2575 b43_phy_maskset(dev, B43_NPHY_CRSMINPOWERL0, 0xFF00, e->crsminl); b43_nphy_gain_ctl_workarounds_rev3() 2576 b43_phy_maskset(dev, B43_NPHY_CRSMINPOWERU0, 0xFF00, e->crsminu); b43_nphy_gain_ctl_workarounds_rev3() 2579 b43_phy_maskset(dev, B43_NPHY_C1_CLIPWBTHRES, b43_nphy_gain_ctl_workarounds_rev3() 2581 b43_phy_maskset(dev, B43_NPHY_C2_CLIPWBTHRES, b43_nphy_gain_ctl_workarounds_rev3() 2613 b43_phy_maskset(dev, B43_NPHY_C1_CLIPWBTHRES, b43_nphy_gain_ctl_workarounds_rev1_2() 2615 b43_phy_maskset(dev, B43_NPHY_C2_CLIPWBTHRES, b43_nphy_gain_ctl_workarounds_rev1_2() 2619 b43_phy_maskset(dev, B43_NPHY_C1_CGAINI, b43_nphy_gain_ctl_workarounds_rev1_2() 2621 b43_phy_maskset(dev, B43_NPHY_C2_CGAINI, b43_nphy_gain_ctl_workarounds_rev1_2() 2623 b43_phy_maskset(dev, B43_NPHY_C1_CCK_CGAINI, b43_nphy_gain_ctl_workarounds_rev1_2() 2625 b43_phy_maskset(dev, B43_NPHY_C2_CCK_CGAINI, b43_nphy_gain_ctl_workarounds_rev1_2() 2642 b43_phy_maskset(dev, B43_NPHY_C1_INITGAIN, ~B43_NPHY_C1_INITGAIN_HPVGA2, b43_nphy_gain_ctl_workarounds_rev1_2() 2644 b43_phy_maskset(dev, B43_NPHY_C2_INITGAIN, ~B43_NPHY_C2_INITGAIN_HPVGA2, b43_nphy_gain_ctl_workarounds_rev1_2() 2687 b43_phy_maskset(dev, B43_NPHY_OVER_DGAIN1, b43_nphy_gain_ctl_workarounds_rev1_2() 2692 b43_phy_maskset(dev, B43_PHY_N(0xC5D), 0xFF80, 4); b43_nphy_gain_ctl_workarounds_rev1_2() 2748 b43_phy_maskset(dev, B43_NPHY_FREQGAIN0, 0xFF80, 0x0020); b43_nphy_workarounds_rev7plus() 2749 b43_phy_maskset(dev, B43_NPHY_FREQGAIN0, 0x80FF, 0x2700); b43_nphy_workarounds_rev7plus() 2750 b43_phy_maskset(dev, B43_NPHY_FREQGAIN1, 0xFF80, 0x002E); b43_nphy_workarounds_rev7plus() 2751 b43_phy_maskset(dev, B43_NPHY_FREQGAIN1, 0x80FF, 0x3300); b43_nphy_workarounds_rev7plus() 2752 b43_phy_maskset(dev, B43_NPHY_FREQGAIN2, 0xFF80, 0x0037); b43_nphy_workarounds_rev7plus() 2753 b43_phy_maskset(dev, B43_NPHY_FREQGAIN2, 0x80FF, 0x3A00); b43_nphy_workarounds_rev7plus() 2754 b43_phy_maskset(dev, B43_NPHY_FREQGAIN3, 0xFF80, 0x003C); b43_nphy_workarounds_rev7plus() 2755 b43_phy_maskset(dev, B43_NPHY_FREQGAIN3, 0x80FF, 0x3E00); b43_nphy_workarounds_rev7plus() 2756 b43_phy_maskset(dev, B43_NPHY_FREQGAIN4, 0xFF80, 0x003E); b43_nphy_workarounds_rev7plus() 2757 b43_phy_maskset(dev, B43_NPHY_FREQGAIN4, 0x80FF, 0x3F00); b43_nphy_workarounds_rev7plus() 2758 b43_phy_maskset(dev, B43_NPHY_FREQGAIN5, 0xFF80, 0x0040); b43_nphy_workarounds_rev7plus() 2759 b43_phy_maskset(dev, B43_NPHY_FREQGAIN5, 0x80FF, 0x4000); b43_nphy_workarounds_rev7plus() 2760 b43_phy_maskset(dev, B43_NPHY_FREQGAIN6, 0xFF80, 0x0040); b43_nphy_workarounds_rev7plus() 2761 b43_phy_maskset(dev, B43_NPHY_FREQGAIN6, 0x80FF, 0x4000); b43_nphy_workarounds_rev7plus() 2762 b43_phy_maskset(dev, B43_NPHY_FREQGAIN7, 0xFF80, 0x0040); b43_nphy_workarounds_rev7plus() 2763 b43_phy_maskset(dev, B43_NPHY_FREQGAIN7, 0x80FF, 0x4000); b43_nphy_workarounds_rev7plus() 2775 b43_phy_maskset(dev, B43_NPHY_TXTAILCNT, ~0xFF, 0xa0); b43_nphy_workarounds_rev7plus() 2777 b43_phy_maskset(dev, B43_NPHY_TXTAILCNT, ~0xFF, 0x72); b43_nphy_workarounds_rev7plus() 2793 b43_phy_maskset(dev, B43_NPHY_EPS_OVERRIDEI_0, 0x3FFF, 0x4000); b43_nphy_workarounds_rev7plus() 2794 b43_phy_maskset(dev, B43_NPHY_EPS_OVERRIDEI_1, 0x3FFF, 0x4000); b43_nphy_workarounds_rev7plus() 3228 b43_phy_maskset(dev, B43_NPHY_SGILTRNOFFSET, 0xF0FF, 0x0700); b43_nphy_workarounds_rev3plus() 3512 b43_phy_maskset(dev, B43_NPHY_RFSEQCA, b43_nphy_update_txrx_chain() 3657 b43_phy_maskset(dev, B43_NPHY_BPHY_CTL3, b43_nphy_tx_power_ctrl() 3660 b43_phy_maskset(dev, B43_NPHY_BPHY_CTL3, b43_nphy_tx_power_ctrl() 3680 b43_phy_maskset(dev, B43_NPHY_TXPCTL_CMD, ~(bmask), val); b43_nphy_tx_power_ctrl() 3686 b43_phy_maskset(dev, B43_NPHY_TXPCTL_CMD, b43_nphy_tx_power_ctrl() 3689 b43_phy_maskset(dev, B43_NPHY_TXPCTL_INIT, b43_nphy_tx_power_ctrl() 3693 b43_phy_maskset(dev, B43_NPHY_TXPCTL_CMD, b43_nphy_tx_power_ctrl() 3697 b43_phy_maskset(dev, b43_nphy_tx_power_ctrl() 3708 b43_phy_maskset(dev, B43_NPHY_TXPCTL_CMD, b43_nphy_tx_power_ctrl() 3712 b43_phy_maskset(dev, b43_nphy_tx_power_ctrl() 3730 b43_phy_maskset(dev, B43_NPHY_BPHY_CTL3, ~0xFF, 0x3b); b43_nphy_tx_power_ctrl() 3732 b43_phy_maskset(dev, B43_NPHY_BPHY_CTL3, ~0xFF, 0x40); b43_nphy_tx_power_ctrl() 3848 b43_phy_maskset(dev, reg, 0xE00F, (u32) tmp32 << 4); b43_nphy_tx_power_fix() 4183 b43_phy_maskset(dev, B43_NPHY_TXPCTL_CMD, b43_nphy_tx_power_ctl_setup() 4185 b43_phy_maskset(dev, B43_NPHY_TXPCTL_INIT, b43_nphy_tx_power_ctl_setup() 4188 b43_phy_maskset(dev, B43_NPHY_TXPCTL_CMD, b43_nphy_tx_power_ctl_setup() 4191 b43_phy_maskset(dev, B43_NPHY_TXPCTL_INIT, b43_nphy_tx_power_ctl_setup() 4356 b43_phy_maskset(dev, B43_NPHY_IQEST_WT, ~B43_NPHY_IQEST_WT_VAL, time); b43_nphy_rx_iq_est() 4455 b43_phy_maskset(dev, B43_NPHY_RFSEQCA, 4458 b43_phy_maskset(dev, B43_NPHY_RFSEQCA, ~B43_NPHY_RFSEQCA_TXEN, 4460 b43_phy_maskset(dev, B43_NPHY_RFSEQCA, ~B43_NPHY_RFSEQCA_RXEN, 4462 b43_phy_maskset(dev, B43_NPHY_RFSEQCA, ~B43_NPHY_RFSEQCA_TXDIS, 5111 b43_phy_maskset(dev, B43_NPHY_AFECTL_C1, 0x0FFF, regs[0]); b43_nphy_tx_cal_phy_cleanup() 5112 b43_phy_maskset(dev, B43_NPHY_AFECTL_C2, 0x0FFF, regs[1]); b43_nphy_tx_cal_phy_cleanup() 5132 b43_phy_maskset(dev, B43_NPHY_AFECTL_C1, 0xF0FF, 0x0A00); b43_nphy_tx_cal_phy_setup() 5133 b43_phy_maskset(dev, B43_NPHY_AFECTL_C2, 0xF0FF, 0x0A00); b43_nphy_tx_cal_phy_setup() 5198 b43_phy_maskset(dev, B43_NPHY_AFECTL_C1, 0x0FFF, 0xA000); b43_nphy_tx_cal_phy_setup() 5199 b43_phy_maskset(dev, B43_NPHY_AFECTL_C2, 0x0FFF, 0xA000); b43_nphy_tx_cal_phy_setup() 5704 b43_phy_maskset(dev, B43_NPHY_RFSEQCA, b43_nphy_rev2_cal_rx_iq() 5707 b43_phy_maskset(dev, B43_NPHY_RFSEQCA, ~B43_NPHY_RFSEQCA_TXEN, b43_nphy_rev2_cal_rx_iq() 5866 b43_phy_maskset(dev, B43_NPHY_RFSEQCA, ~B43_NPHY_RFSEQCA_RXEN, b43_nphy_set_rx_core_state() 6113 b43_phy_maskset(dev, B43_NPHY_BPHY_CTL3, b43_phy_initn() 6143 b43_phy_maskset(dev, B43_NPHY_EPS_TABLE_ADJ0, 0x007F, b43_phy_initn() 6146 b43_phy_maskset(dev, B43_NPHY_EPS_TABLE_ADJ1, 0x007F, b43_phy_initn()
|
H A D | phy_common.h | 337 * b43_phy_maskset - Mask and OR a PHY register with a mask and bitmap 339 void b43_phy_maskset(struct b43_wldev *dev, u16 offset, u16 mask, u16 set);
|
H A D | phy_common.c | 334 void b43_phy_maskset(struct b43_wldev *dev, u16 offset, u16 mask, u16 set) b43_phy_maskset() function
|