Home
last modified time | relevance | path

Searched refs:V (Results 1 – 200 of 395) sorted by relevance

12

/linux-4.4.14/drivers/pinctrl/mvebu/
Dpinctrl-kirkwood.c36 #define V(f6180, f6190, f6192, f6281, f6282, dx4122) \ macro
41 VARIANT_MV88F6180 = V(1, 0, 0, 0, 0, 0),
42 VARIANT_MV88F6190 = V(0, 1, 0, 0, 0, 0),
43 VARIANT_MV88F6192 = V(0, 0, 1, 0, 0, 0),
44 VARIANT_MV88F6281 = V(0, 0, 0, 1, 0, 0),
45 VARIANT_MV88F6282 = V(0, 0, 0, 0, 1, 0),
46 VARIANT_MV98DX4122 = V(0, 0, 0, 0, 0, 1),
51 MPP_VAR_FUNCTION(0x0, "gpio", NULL, V(1, 1, 1, 1, 1, 1)),
52 MPP_VAR_FUNCTION(0x1, "nand", "io2", V(1, 1, 1, 1, 1, 1)),
53 MPP_VAR_FUNCTION(0x2, "spi", "cs", V(1, 1, 1, 1, 1, 1))),
[all …]
Dpinctrl-orion.c67 #define V(f5181l, f5182, f5281) \ macro
71 V_5181L = V(1, 0, 0),
72 V_5182 = V(0, 1, 0),
73 V_5281 = V(0, 0, 1),
74 V_ALL = V(1, 1, 1),
/linux-4.4.14/Documentation/hwmon/
Dmc13783-adc36 0 Battery Voltage (BATT) 2.50 - 4.65V -2.40V
38 2 Application Supply (BP) 2.50 - 4.65V -2.40V
39 3 Charger Voltage (CHRGRAW) 0 - 10V / /5
40 0 - 20V /10
41 4 Charger Current (CHRGISNSP-CHRGISNSN) -0.25 - 0.25V x4
42 5 General Purpose ADIN5 / Battery Pack Thermistor 0 - 2.30V No
43 6 General Purpose ADIN6 / Backup Voltage (LICELL) 0 - 2.30V / No /
44 1.50 - 3.50V -1.20V
45 7 General Purpose ADIN7 / UID / Die Temperature 0 - 2.30V / No /
46 0 - 2.55V / x0.9 / No
[all …]
Ddme173774 in0: +5VTR (+5V standby) 0V - 6.64V
75 in1: Vccp (processor core) 0V - 3V
76 in2: VCC (internal +3.3V) 0V - 4.38V
77 in3: +5V 0V - 6.64V
78 in4: +12V 0V - 16V
79 in5: VTR (+3.3V standby) 0V - 4.38V
80 in6: Vbat (+3.0V) 0V - 4.38V
83 in0: +2.5V 0V - 3.32V
84 in1: Vccp (processor core) 0V - 2V
85 in2: VCC (internal +3.3V) 0V - 4.38V
[all …]
Dmax19719 The A/D converters MAX197, and MAX199 are both 8-Channel, Multi-Range, 5V,
22 The available ranges for the MAX197 are {0,-5V} to 5V, and {0,-10V} to 10V,
23 while they are {0,-2V} to 2V, and {0,-4V} to 4V on the MAX199.
Dads101546 0: +/- 6.144 V
47 1: +/- 4.096 V
48 2: +/- 2.048 V
49 3: +/- 1.024 V
50 4: +/- 0.512 V
51 5: +/- 0.256 V
69 In this case only in2_input (FS +/- 4.096 V, 128 SPS) and in4_input
70 (FS +/- 0.512 V, 2400 SPS) would be created.
Dsmsc47m19235 each voltage channel is 0V ... 255/192*(nominal voltage), the resolution
40 The +12V analog voltage input channel (in4_input) is multiplexed with
42 a +12V voltage measurement or a 5 bit CPU VID, but not both.
43 The default setting is to use the pin as 12V input, and use only 4 bit VID.
55 in0_input - +2.5V voltage input
56 in1_input - CPU voltage input (nominal 2.25V)
57 in2_input - +3.3V voltage input
58 in3_input - +5V voltage input
59 in4_input - +12V voltage input (may be missing if used as VID4)
60 in5_input - Vcc voltage input (nominal 3.3V)
[all …]
Df71805f56 range is thus from 0 to 2.040 V. Voltage values outside of this range
58 the chip's own power source (+3.3V), and is divided internally by a
70 in0 VCC VCC3.3V int. int. 2.00 1.65 V
71 in1 VIN1 VTT1.2V 10K - 1.00 1.20 V
72 in2 VIN2 VRAM 100K 100K 2.00 ~1.25 V (1)
73 in3 VIN3 VCHIPSET 47K 100K 1.47 2.24 V (2)
74 in4 VIN4 VCC5V 200K 47K 5.25 0.95 V
75 in5 VIN5 +12V 200K 20K 11.00 1.05 V
76 in6 VIN6 VCC1.5V 10K - 1.00 1.50 V
77 in7 VIN7 VCORE 10K - 1.00 ~1.40 V (1)
[all …]
Dmenf21bmc37 in0_input +3.3V input voltage
38 in1_input +5.0V input voltage
39 in2_input +12.0V input voltage
40 in3_input +5V Standby input voltage
Dadm102529 are provided, for monitoring +2.5V, +3.3V, +5V and +12V power supplies and
36 different manners. It can act as the +12V power-supply voltage analog
43 properly, you'll have a wrong +12V reading or a wrong VID reading. The way
Dvt121163 UCH2 in1 temp4 +2.5V
65 UCH4 in3 temp6 +5V
66 UCH5 in4 temp7 +12V
67 +3.3V in5 Internal VCC (+3.3V)
74 range is thus from 0 to 2.60V. Voltage values outside of this range need
88 +2.5V 2K 10K 1.2 2083 mV
90 +5V 14K 10K 2.4 2083 mV
91 +12V 47K 10K 5.7 2105 mV
92 +3.3V (int) 2K 3.4K 1.588 3300 mV (2)
93 +3.3V (ext) 6.8K 10K 1.68 1964 mV
[all …]
Dadm102661 higher voltages directly. 3.3V, 5V, 12V, -12V and battery voltage all have
62 dedicated inputs. There are several inputs scaled to 0-3V full-scale range
64 a 0-2.5V full-scale range. A 2.5V or 1.82V reference voltage is provided
Dsmm66549 power supply channels as well as VDD, 12V input, two general-purpose analog
87 in1_input 12V input voltage (mV)
88 in2_input 3.3V (VDD) input voltage (mV)
99 in2_min 3.3V (VDD) input minimum voltage (mV)
110 in2_max 3.3V (VDD) input maximum voltage (mV)
121 in2_lcrit 3.3V (VDD) input critical minimum voltage (mV)
132 in2_crit 3.3V (VDD) input critical maximum voltage (mV)
143 in2_crit_alarm 3.3V (VDD) input critical alarm
Dda905519 Channel 1: ADC_IN1 - high impedance input (0 - 2.5V)
20 Channel 2: ADC_IN2 - high impedance input (0 - 2.5V)
21 Channel 3: ADC_IN3 - high impedance input (0 - 2.5V)
Dda905222 Channel 4: ADC_IN4 - high impedance input (0 - 2.5V)
23 Channel 5: ADC_IN5 - high impedance input (0 - 2.5V)
24 Channel 6: ADC_IN6 - high impedance input (0 - 2.5V)
Dasc7621101 System voltages of VCCP, 2.5V, 3.3V, 5.0V, and 12V motherboard power are
108 - Monitors VCCP, 2.5V, 3.3V, 5.0V, and 12V motherboard/processor supplies
Dw83781d110 value 3.50 V here.
186 783s pin is programmable for -5V or temp1; defaults to -5V,
441 0x83 1.2 V
442 0x84 2.31 V
443 0x85 3.44 V
444 0x86 4.62 V
445 0x87 5.81 V
446 0x88 7.01 V
447 9x89 8.22 V
448 0x8a 9.42 V
[all …]
Dpowr122022 An in-line attenuator allows measurements from 0 to 6 V. The
25 value over the low measurement range maximum of 2 V.
Dgl518sm24 For the revision 0x00 chip, the in0, in1, and in2 values (+5V, +3V,
25 and +12V) CANNOT be read. This is a limitation of the chip, not the driver.
Dads782839 operation and internal voltage reference (2.5V).
53 may be required if your hardware supplies the ADS7828 from a 5V supply, see
Dmax665058 voltage_12V: 5=5V fan, 12=12V fan, 0=don't change
Dlm9337 A "0" configures the VID pins for V(ih) = 2.1V min, V(il) = 0.8V max.
38 A "1" configures the VID pins for V(ih) = 0.8V min, V(il) = 0.4V max.
Dadm9240129 0 +2.5V 2500 3320 13.0
131 2 +3.3V 3300 4380 17.2
132 3 +5V 5000 6640 26.0
133 4 +12V 12000 15940 62.5
Dlm8562 2.5V, 3.3V, 5V, 12V, and CPU core voltage (2.25V)
Dadt741135 adc_ref_vdd - Use vdd as reference instead of 2.25 V
Dnct790411 Author: Vadim V. Vlasov <vvlasov@dev.rtsoft.ru>
/linux-4.4.14/arch/frv/include/asm/
Dmb93493-regs.h21 #define __set_MB93493(X,V) \ argument
23 *(volatile unsigned long *)(__region_CS3 + (X)) = (V); mb(); \
27 #define __set_MB93493_STSR(X,V) __set_MB93493(0x3c0 + (X) * 4, (V)) argument
32 #define __set_MB93493_IQSR(X,V) __set_MB93493(0x3d0 + (X) * 4, (V)) argument
35 #define __set_MB93493_DQSR(X,V) __set_MB93493(0x3e0 + (X) * 4, (V)) argument
38 #define __set_MB93493_LBSER(V) __set_MB93493(0x3f0, (V)) argument
50 #define __set_MB93493_LBSR(V) __set_MB93493(0x3fc, (V)) argument
56 #define __set_MB93493_VDC(X,V) __set_MB93493(MB93493_VDC_##X, (V)) argument
94 #define __set_MB93493_VCC(X,V) __set_MB93493(MB93493_VCC_##X, (V)) argument
179 #define __set_MB93493_I2C(port,X,V) __set_MB93493(MB93493_I2C_##X + ((port)*0x20), (V)) argument
[all …]
Dbusctl-regs.h24 #define __set_LGCR(V) do { *(volatile unsigned long *)(0xfe000010) = (V); } while(0) argument
25 #define __set_LMAICR(V) do { *(volatile unsigned long *)(0xfe000030) = (V); } while(0) argument
26 #define __set_LEMBR(V) do { *(volatile unsigned long *)(0xfe000040) = (V); } while(0) argument
27 #define __set_LEMAM(V) do { *(volatile unsigned long *)(0xfe000048) = (V); } while(0) argument
28 #define __set_LCR(R,V) do { *(volatile unsigned long *)(0xfe000100 + 8*(R)) = (V); } while(0) argument
29 #define __set_LSBR(R,V) do { *(volatile unsigned long *)(0xfe000c00 + 8*(R)) = (V); } while(0) argument
30 #define __set_LSAM(R,V) do { *(volatile unsigned long *)(0xfe000d00 + 8*(R)) = (V); } while(0) argument
Dserial-regs.h24 #define __set_UART0(R,V) do { __reg(UART0_BASE + (R) * 8) = (V) << 24; } while(0) argument
25 #define __set_UART1(R,V) do { __reg(UART1_BASE + (R) * 8) = (V) << 24; } while(0) argument
30 #define __set_UART0_IER(V) __set_UART0(UART_IER,(V)) argument
31 #define __set_UART1_IER(V) __set_UART1(UART_IER,(V)) argument
35 #define __set_UCPSR(V) do { *(volatile unsigned long *)(0xfeff9c90) = (V); } while(0) argument
41 #define __set_UCPVR(V) do { *(volatile unsigned long *)(0xfeff9c98) = (V) << 24; mb(); } while(0) argument
Dtimer-regs.h51 #define __set_TCTR(V) do { *(volatile unsigned long *)(0xfeff9418) = (V); mb(); } while(0) argument
52 #define __set_TPRV(V) do { *(volatile unsigned long *)(0xfeff9420) = (V) << 24; mb(); } while(0) argument
53 #define __set_TPRCKSL(V) do { *(volatile unsigned long *)(0xfeff9428) = (V); mb(); } while(0) argument
54 #define __set_TCSR(T,V) \ argument
55 do { *(volatile unsigned long *)(0xfeff9400 + 8 * (T)) = (V); mb(); } while(0)
57 #define __set_TxCKSL(T,V) \ argument
58 do { *(volatile unsigned long *)(0xfeff9430 + 8 * (T)) = (V); mb(); } while(0)
60 #define __set_TCSR_DATA(T,V) __set_TCSR(T, (V) << 24) argument
61 #define __set_TxCKSL_DATA(T,V) __set_TxCKSL(T, TxCKSL_EIGHT | __TxCKSL_SELECT((V))) argument
Dgpio-regs.h18 #define __set_PDR(V) do { __reg(0xfeff0400) = (V); mb(); } while(0) argument
21 #define __set_GPDR(V) do { __reg(0xfeff0408) = (V); mb(); } while(0) argument
24 #define __set_SIR(V) do { __reg(0xfeff0410) = (V); mb(); } while(0) argument
27 #define __set_SOR(V) do { __reg(0xfeff0418) = (V); mb(); } while(0) argument
29 #define __set_PDSR(V) do { __reg(0xfeff0420) = (V); mb(); } while(0) argument
31 #define __set_PDCR(V) do { __reg(0xfeff0428) = (V); mb(); } while(0) argument
34 #define __set_RSTR(V) do { __reg(0xfeff0500) = (V); mb(); } while(0) argument
Dirc-regs.h19 #define __set_TM1(V) do { __reg(0xfeff9808) = (V); mb(); } while(0) argument
21 #define __set_TM1x(XI,V) \ argument
26 tm1 |= (V) << shift; \
47 #define __set_IRR(N,V) do { __reg(0xfeff9840 + (N) * 8) = (V); } while(0) argument
50 #define __set_IITMR(N,V) do { __reg(0xfeff9880 + (N) * 8) = (V); } while(0) argument
Dspr-regs.h59 #define __set_PSR(V) do { asm volatile("movgs %0,psr" : : "r"(V)); } while(0) argument
159 #define __set_HSR(R,V) do { asm volatile("movgs %0,hsr"#R : : "r"(V)); } while(0)
333 #define __set_IAMPR(R,V) do { asm volatile("movgs %0,iampr"#R : : "r"(V)); } while(0)
334 #define __set_DAMPR(R,V) do { asm volatile("movgs %0,dampr"#R : : "r"(V)); } while(0)
336 #define __set_IAMLR(R,V) do { asm volatile("movgs %0,iamlr"#R : : "r"(V)); } while(0)
337 #define __set_DAMLR(R,V) do { asm volatile("movgs %0,damlr"#R : : "r"(V)); } while(0)
Dspinlock.h15 #error no spinlocks for FR-V yet
Dmb-regs.h183 #define __set_FPGATR_AUDIO_CLK(V) \ argument
184 __set_FPGATR((__get_FPGATR() & ~MB93093_FPGA_FPGATR_AUDIO_CLK) | (V))
/linux-4.4.14/arch/powerpc/lib/
Dxor_vmx.c29 #define DEFINE(V) \ argument
30 unative_t *V = (unative_t *)V##_in; \
31 unative_t V##_0, V##_1, V##_2, V##_3
33 #define LOAD(V) \ argument
35 V##_0 = V[0]; \
36 V##_1 = V[1]; \
37 V##_2 = V[2]; \
38 V##_3 = V[3]; \
41 #define STORE(V) \ argument
43 V[0] = V##_0; \
[all …]
/linux-4.4.14/arch/m68k/fpsp040/
Dslogn.S384 fmulx %fp2,%fp2 | ...FP2 IS V=U*U
388 |--U + V*(A1+U*(A2+U*(A3+U*(A4+U*(A5+U*A6))))) WHICH IS
389 |--[U + V*(A1+V*(A3+V*A5))] + [U*V*(A2+V*(A4+V*A6))]
394 fmuld LOGA6,%fp1 | ...V*A6
395 fmuld LOGA5,%fp2 | ...V*A5
397 faddd LOGA4,%fp1 | ...A4+V*A6
398 faddd LOGA3,%fp2 | ...A3+V*A5
400 fmulx %fp3,%fp1 | ...V*(A4+V*A6)
401 fmulx %fp3,%fp2 | ...V*(A3+V*A5)
403 faddd LOGA2,%fp1 | ...A2+V*(A4+V*A6)
[all …]
Dsatan.S317 |--U + A1*U*V*(A2 + V*(A3 + V)), V = U*U
319 |--THE NATURAL FORM IS U + U*V*(A1 + V*(A2 + V*A3))
322 |--PARTS A1*U*V AND (A2 + ... STUFF) MORE LOAD-BALANCED
328 faddx %fp1,%fp2 | ...A3+V
329 fmulx %fp1,%fp2 | ...V*(A3+V)
330 fmulx %fp0,%fp1 | ...U*V
331 faddd ATANA2,%fp2 | ...A2+V*(A3+V)
332 fmuld ATANA1,%fp1 | ...A1*U*V
333 fmulx %fp2,%fp1 | ...A1*U*V*(A2+V*(A3+V))
Dstanh.S67 .set V,FP_SCR6 define
114 fmovex %fp1,V(%a6)
115 eorl %d0,V(%a6)
118 fdivx V(%a6),%fp0
Dstan.S32 | rational function U/V where
34 | V = 1 + s*(Q1 + s*(Q2 + s*(Q3 + s*Q4))), s = r*r.
38 | rational function U/V where
40 | V = 1 + s*(Q1 + s*(Q2 + s*(Q3 + s*Q4))), s = r*r,
41 | -Cot(r) = -V/U. Exit.
/linux-4.4.14/drivers/media/dvb-frontends/
Dmb86a16.c782 static int swp_freq_calcuation(struct mb86a16_state *state, int i, int v, int *V, int vmax, int vm… in swp_freq_calcuation() argument
790 (*(V + 30 + v) >= 0) && in swp_freq_calcuation()
791 (*(V + 30 + v - 1) >= 0) && in swp_freq_calcuation()
792 (*(V + 30 + v - 1) > *(V + 30 + v)) && in swp_freq_calcuation()
793 (*(V + 30 + v - 1) > SIGMIN)) { in swp_freq_calcuation()
796 *SIG1 = *(V + 30 + v - 1); in swp_freq_calcuation()
798 (*(V + 30 + v) >= 0) && in swp_freq_calcuation()
799 (*(V + 30 + v - 1) >= 0) && in swp_freq_calcuation()
800 (*(V + 30 + v) > *(V + 30 + v - 1)) && in swp_freq_calcuation()
801 (*(V + 30 + v) > SIGMIN)) { in swp_freq_calcuation()
[all …]
/linux-4.4.14/tools/build/tests/
Drun.sh4 make -C ex V=1 clean > ex.out 2>&1
5 make -C ex V=1 >> ex.out 2>&1
12 make -C ex V=1 clean > /dev/null 2>&1
17 make -C ex V=1 clean > ex.out 2>&1
20 make -rR -C ex V=1 ex.o >> ex.out 2>&1
21 make -rR -C ex V=1 ex.i >> ex.out 2>&1
22 make -rR -C ex V=1 ex.s >> ex.out 2>&1
34 make -C ex V=1 clean > /dev/null 2>&1
39 make -C ex V=1 clean > ex.out 2>&1
43 make -C ex V=1 CFLAGS=-DINCLUDE >> ex.out 2>&1
[all …]
/linux-4.4.14/Documentation/devicetree/bindings/media/
Dsamsung-s5k5baf.txt8 - vdda-supply : analog power supply 2.8V (2.6V to 3.0V);
9 - vddreg-supply : regulator input power supply 1.8V (1.7V to 1.9V)
10 or 2.8V (2.6V to 3.0);
11 - vddio-supply : I/O power supply 1.8V (1.65V to 1.95V)
12 or 2.8V (2.5V to 3.1V);
Dsamsung-s5c73m3.txt17 - vdd-int-supply : digital power supply (1.2V);
18 - vdda-supply : analog power supply (1.2V);
19 - vdd-reg-supply : regulator input power supply (2.8V);
20 - vddio-host-supply : host I/O power supply (1.8V to 2.8V);
21 - vddio-cis-supply : CIS I/O power supply (1.2V to 1.8V);
22 - vdd-af-supply : lens power supply (2.8V);
Dsamsung-mipi-csis.txt14 - vddio-supply : MIPI CSIS I/O and PLL voltage supply (e.g. 1.8V);
15 - vddcore-supply : MIPI CSIS Core voltage supply (e.g. 1.1V);
/linux-4.4.14/Documentation/devicetree/bindings/sound/
Dts3a227e.txt19 2.1V/2.2V/2.3V/2.4V/2.5V/2.6V/2.7V/2.8V
20 Default value is "1" (2.2V).
Dcs35l32.txt25 3 = Boost voltage fixed at 5 V.
40 0 = 3.1V
41 1 = 3.2V
42 2 = 3.3V (Default)
43 3 = 3.4V
46 0 = 3.1V
47 1 = 3.2V
48 2 = 3.3V
49 3 = 3.4V (Default)
50 4 = 3.5V
[all …]
Des8328.txt8 - DVDD-supply : Regulator providing digital core supply voltage 1.8 - 3.6V
9 - AVDD-supply : Regulator providing analog supply voltage 3.3V
10 - PVDD-supply : Regulator providing digital IO supply voltage 1.8 - 3.6V
11 - IPVDD-supply : Regulator providing analog output voltage 3.3V
Dsgtl5000.txt17 The voltage can take values from 1.25V to 3V by 250mV steps
19 the value is set to 1.25V.
Dak4104.txt11 - vdd-supply : A regulator node, providing 2.7V - 3.6V
Dak5386.txt13 - va-supply : a regulator spec, providing 5.0V
14 - vd-supply : a regulator spec, providing 3.3V
Ddavinci-evm-audio.txt42 "MIC3L", "Mic Bias 2V",
43 "MIC3R", "Mic Bias 2V",
44 "Mic Bias 2V", "Mic Jack",
Dtlv320aic31xx.txt25 1 or MICBIAS_2_0V - MICBIAS output is powered to 2.0V
26 2 or MICBIAS_2_5V - MICBIAS output is powered to 2.5V
29 micbias is set to 2.0V.
Drt5645.txt37 1 : Mode-0 (VDD=3.3V), two port jack detection
38 2 : Mode-1 (VDD=3.3V), one port jack detection
39 3 : Mode-2 (VDD=1.8V), one port jack detection
Dst,sta32x.txt16 - Vdda-supply: regulator spec, providing 3.3V
17 - Vdd3-supply: regulator spec, providing 3.3V
18 - Vcc-supply: regulator spec, providing 5V - 26V
Dadi,adau1701.txt23 - avdd-supply: Power supply for AVDD, providing 3.3V
24 - dvdd-supply: Power supply for DVDD, providing 3.3V
Dtlv320aic3x.txt24 1 - MICBIAS output is powered to 2.0V,
25 2 - MICBIAS output is powered to 2.5V,
Dti,tas5086.txt34 - avdd-supply: Power supply for AVDD, providing 3.3V
35 - dvdd-supply: Power supply for DVDD, providing 3.3V
Dst,sta350.txt16 - vdd-dig-supply: regulator spec, providing 3.3V
17 - vdd-pll-supply: regulator spec, providing 3.3V
18 - vcc-supply: regulator spec, providing 5V - 26V
Drt5640.txt55 <&gpio TEGRA_GPIO(V, 3) GPIO_ACTIVE_HIGH>;
/linux-4.4.14/drivers/hv/
DKconfig1 menu "Microsoft Hyper-V guest support"
4 tristate "Microsoft Hyper-V client drivers"
7 Select this option to run Linux as a Hyper-V client operating
11 tristate "Microsoft Hyper-V Utilities driver"
14 Select this option to enable the Hyper-V Utilities.
17 tristate "Microsoft Hyper-V Balloon driver"
20 Select this option to enable Hyper-V Balloon driver.
/linux-4.4.14/Documentation/fb/
Dviafb.modes29 # D: 25.175 MHz, H: 31.469 kHz, V: 59.94 Hz
32 # D: 24.823 MHz, H: 39.780 kHz, V: 60.00 Hz
53 # D: 31.50 MHz, H: 37.500 kHz, V: 75.00 Hz
74 # D: 36.000 MHz, H: 43.269 kHz, V: 85.00 Hz
95 # D: 43.163 MHz, H: 50.900 kHz, V: 100.00 Hz
116 # D: 52.406 MHz, H: 61.800 kHz, V: 120.00 Hz
137 # D: 26.880 MHz, H: 30.000 kHz, V: 60.24 Hz
158 # D: 29.500 MHz, H: 29.738 kHz, V: 60.00 Hz
179 # D: 32.668 MHz, H: 35.820 kHz, V: 60.00 Hz
200 # D: 40.00 MHz, H: 37.879 kHz, V: 60.32 Hz
[all …]
Ds3fb.txt10 S3 Trio64 (and variants V+, UV+, V2/DX, V2/GX)
19 I tested s3fb on Trio64 (plain, V+ and V2/DX) and Virge (plain, VX, DX),
/linux-4.4.14/arch/arm/boot/dts/
Ds5pv210-aquila.dts46 regulator-name = "V_TF_2.8V";
94 regulator-name = "VALIVE_1.1V";
101 regulator-name = "VUSB+MIPI_1.1V";
108 regulator-name = "VADC_3.3V";
114 regulator-name = "VTF_2.8V";
121 regulator-name = "VCC_3.3V";
128 regulator-name = "VCC_3.0V";
136 regulator-name = "VUSB+VDAC_3.3V";
143 regulator-name = "VCC+VCAM_2.8V";
150 regulator-name = "VPLL_1.1V";
[all …]
Dexynos4210-origen.dts46 regulator-name = "VMEM_VDD_2.8V";
164 regulator-name = "VDD_ABB_3.3V";
170 regulator-name = "VDD_ALIVE_1.1V";
177 regulator-name = "VMIPI_1.1V";
183 regulator-name = "VDD_RTC_1.8V";
190 regulator-name = "VMIPI_1.8V";
197 regulator-name = "VDD_AUD_1.8V";
203 regulator-name = "VADC_3.3V";
209 regulator-name = "DVDD_SWB_2.8V";
216 regulator-name = "VDD_PLL_1.1V";
[all …]
Ds5pv210-goni.dts46 regulator-name = "V_TF_2.8V";
105 regulator-name = "VALIVE_1.1V";
112 regulator-name = "VUSB+MIPI_1.1V";
119 regulator-name = "VADC_3.3V";
125 regulator-name = "VTF_2.8V";
131 regulator-name = "VCC_3.3V";
137 regulator-name = "VLCD_1.8V";
144 regulator-name = "VUSB+VDAC_3.3V";
150 regulator-name = "VCC+VCAM_2.8V";
156 regulator-name = "VPLL_1.1V";
[all …]
Dexynos4412-odroid-common.dtsi228 regulator-name = "VDD_ALIVE_1.0V";
235 regulator-name = "VDDQ_M1_2_1.8V";
242 regulator-name = "VDDQ_EXT_1.8V";
249 regulator-name = "VDDQ_MMC2_2.8V";
257 regulator-name = "VDDQ_MMC1_3_1.8V";
265 regulator-name = "VDD10_MPLL_1.0V";
272 regulator-name = "VDD10_XPLL_1.0V";
279 regulator-name = "VDD10_HDMI_1.0V";
285 regulator-name = "VDDQ_MIPIHSI_1.8V";
291 regulator-name = "VDD18_ABB1_1.8V";
[all …]
Dexynos5250-arndale.dts90 regulator-name = "VDD_33ON_2.8V";
206 regulator-name = "VDD_ALIVE_1.0V";
215 regulator-name = "VDD_28IO_DP_1.35V";
224 regulator-name = "VDD_COMMON1_1.8V";
233 regulator-name = "VDD_IOPERI_1.8V";
241 regulator-name = "VDD_EXT_1.8V";
250 regulator-name = "VDD_MPLL_1.1V";
259 regulator-name = "VDD_XPLL_1.1V";
268 regulator-name = "VDD_COMMON2_1.0V";
277 regulator-name = "VDD_33ON_3.0V";
[all …]
Dexynos4210-universal_c210.dts347 regulator-name = "VALIVE_1.2V";
354 regulator-name = "VUSB+MIPI_1.1V";
361 regulator-name = "VADC_3.3V";
367 regulator-name = "VTF_2.8V";
379 regulator-name = "VLCD+VMIPI_1.8V";
385 regulator-name = "VUSB+VDAC_3.3V";
392 regulator-name = "VCC_2.8V";
399 regulator-name = "VPLL_1.1V";
407 regulator-name = "CAM_AF_3.3V";
413 regulator-name = "PS_2.8V";
[all …]
Dexynos3250-rinato.dts81 regulator-name = "MOT_2.7V";
260 regulator-name = "VAP_ALIVE_1.0V";
271 regulator-name = "VAP_M1_1.2V";
282 regulator-name = "VCC_AP_1.8V";
304 regulator-name = "VAP_PLL_ISO_1.0V";
315 regulator-name = "VAP_VMIPI_1.0V";
326 regulator-name = "VAP_AVDD_1.8V";
337 regulator-name = "VAP_USB_3.0V";
348 regulator-name = "V_LPDDR_1.2V";
369 regulator-name = "V_EMMC_1.8V";
[all …]
Dste-href.dtsi231 regulator-name = "V-DISPLAY";
235 regulator-name = "V-eMMC1";
239 regulator-name = "V-MMC-SD";
243 regulator-name = "V-INTCORE";
247 regulator-name = "V-TVOUT";
255 regulator-name = "V-AUD";
259 regulator-name = "V-AMIC1";
263 regulator-name = "V-AMIC2";
267 regulator-name = "V-DMIC";
271 regulator-name = "V-CSI/DSI";
Dexynos3250-monk.dts52 regulator-name = "V_EMMC_2.8V-fixed";
90 regulator-name = "MOT_2.7V";
199 regulator-name = "VAP_ALIVE_1.0V";
206 regulator-name = "VAP_M1_1.2V";
213 regulator-name = "VCC_AP_1.8V";
227 regulator-name = "VAP_PLL_ISO_1.0V";
234 regulator-name = "VAP_MIPI_1.0V";
240 regulator-name = "VAP_AVDD_1.8V";
247 regulator-name = "VAP_USB_3.0V";
254 regulator-name = "V_LPDDR_1.2V";
[all …]
Dsh73a0-kzm9g.dts53 regulator-name = "fixed-1.8V";
62 regulator-name = "fixed-3.3V";
227 regulator-name = "1.315V CPU";
234 regulator-name = "1.8V";
241 regulator-name = "1.215V";
248 regulator-name = "2.8V CPU";
255 regulator-name = "3.0V CPU";
262 regulator-name = "2.8V";
269 regulator-name = "2.8V #2";
276 regulator-name = "1.15V CPU";
[all …]
Dda850-evm.dts62 /* Derived from VBAT: Baseboard 3.3V / 1.8V */
184 regulator-name = "VDCDC1_3.3V";
192 regulator-name = "VDCDC2_3.3V";
201 regulator-name = "VDCDC3_1.2V";
210 regulator-name = "LDO1_1.8V";
218 regulator-name = "LDO2_1.2V";
Dexynos4210-trats.dts40 regulator-name = "VMEM_VDD_2.8V";
85 regulator-name = "VT_CORE_1.5V";
345 regulator-name = "VMIPI_1.8V";
358 regulator-name = "CAM_ISP_1.8V";
384 regulator-name = "VT_CAM_1.8V";
396 regulator-name = "VLCD_2.2V";
402 regulator-name = "CAM_SENSOR_IO_1.8V";
408 regulator-name = "VDDQ_M1M2_1.2V";
434 regulator-name = "CAM_ISP_CORE_1.2V";
447 regulator-name = "VCC_SUB_2.0V";
Dexynos4412-trats2.dts74 regulator-name = "LCD_VDD_2.2V";
92 regulator-name = "LED_A_3.0V";
627 regulator-name = "VMIPI_1.0V";
636 regulator-name = "CAM_ISP_MIPI_1.2V";
642 regulator-name = "VMIPI_1.8V";
651 regulator-name = "VABB1_1.95V";
661 regulator-name = "VUOTG_3.0V";
670 regulator-name = "NFC_AVDD_1.8V";
676 regulator-name = "VABB2_1.95V";
686 regulator-name = "VHSIC_1.0V";
[all …]
Dste-snowball.dts374 regulator-name = "V-DISPLAY";
378 regulator-name = "V-eMMC1";
382 regulator-name = "V-MMC-SD";
386 regulator-name = "V-INTCORE";
390 regulator-name = "V-TVOUT";
398 regulator-name = "V-AUD";
402 regulator-name = "V-AMIC1";
406 regulator-name = "V-AMIC2";
410 regulator-name = "V-DMIC";
414 regulator-name = "V-CSI/DSI";
Dam335x-nano.dts383 /* +1.5V voltage with ±4% tolerance */
391 /* VDD_MPU voltage limits 0.95V - 1.1V with ±4% tolerance */
400 /* VDD_CORE voltage limits 0.95V - 1.1V with ±4% tolerance */
409 /* +1.8V voltage with ±4% tolerance */
417 /* +3.3V voltage with ±4% tolerance */
425 /* +1.8V voltage with ±4% tolerance */
433 /* +3.3V voltage with ±4% tolerance */
Dorion5x-maxtor-shared-storage-2.dts135 * MPP5: HD0 5V control
136 * MPP6: HD0 12V control
137 * MPP7: HD1 5V control
138 * MPP8: HD1 12V control
Dam335x-chilisom.dtsi141 /* VDD_MPU voltage limits 0.95V - 1.26V with +/-4% tolerance */
150 /* VDD_CORE voltage limits 0.95V - 1.1V with +/-4% tolerance */
Dam335x-pepper.dts446 /* VDD_CORE voltage limits 0.95V - 1.26V with +/-4% tolerance */
455 /* VDD_MPU voltage limits 0.95V - 1.1V with +/-4% tolerance */
464 /* VRTC 1.8V always-on supply */
470 /* 3.3V rail */
476 /* VDD_3V3A 3.3V rail */
483 /* VDD_3V3B 3.3V rail */
Dam335x-igep0033.dtsi266 /* VDD_MPU voltage limits 0.95V - 1.26V with +/-4% tolerance */
275 /* VDD_CORE voltage limits 0.95V - 1.1V with +/-4% tolerance */
Dtegra30-apalis-eval.dts145 cd-gpios = <&gpio TEGRA_GPIO(V, 3) GPIO_ACTIVE_LOW>;
188 enable-gpios = <&gpio TEGRA_GPIO(V, 2) GPIO_ACTIVE_HIGH>;
196 gpios = <&gpio TEGRA_GPIO(V, 1) GPIO_ACTIVE_LOW>;
Dsocfpga_arria5_socdk.dts21 model = "Altera SOCFPGA Arria V SoC Development Kit";
44 regulator-name = "3.3V";
Dsocfpga_cyclone5_socdk.dts21 model = "Altera SOCFPGA Cyclone V SoC Development Kit";
44 regulator-name = "3.3V";
Demev2-kzm9d.dts68 regulator-name = "fixed-1.8V";
77 regulator-name = "fixed-3.3V";
Dam335x-phycore-som.dtsi264 /* VDD_MPU voltage limits 0.95V - 1.325V with +/-4% tolerance */
273 /* VDD_CORE voltage limits 0.95V - 1.1V with +/-4% tolerance */
Dam335x-bone-common.dtsi318 /* VDD_MPU voltage limits 0.95V - 1.26V with +/-4% tolerance */
327 /* VDD_CORE voltage limits 0.95V - 1.1V with +/-4% tolerance */
Dam3517-craneboard.dts114 * VDIG1=2.7V,300mA max
115 * VDIG2=1.8V,300mA max
Dtegra30-colibri-eval-v3.dts124 enable-gpios = <&gpio TEGRA_GPIO(V, 2) GPIO_ACTIVE_HIGH>;
142 gpios = <&gpio TEGRA_GPIO(V, 1) GPIO_ACTIVE_HIGH>;
Dtegra20-paz00.dts298 request-gpios = <&gpio TEGRA_GPIO(V, 2) GPIO_ACTIVE_HIGH>;
460 nvidia,phy-reset-gpio = <&gpio TEGRA_GPIO(V, 0)
466 nvidia,phy-reset-gpio = <&gpio TEGRA_GPIO(V, 0)
480 cd-gpios = <&gpio TEGRA_GPIO(V, 5) GPIO_ACTIVE_LOW>;
482 power-gpios = <&gpio TEGRA_GPIO(V, 1) GPIO_ACTIVE_HIGH>;
Dam335x-sl50.dts395 /* VDD_MPU voltage limits 0.95V - 1.26V with +/-4% tolerance */
404 /* VDD_CORE voltage limits 0.95V - 1.1V with +/-4% tolerance */
Dtegra20-tamonten.dtsi420 * would be 2.8V, but the PMIC only
421 * supports 2.85V.
444 * would be 2.8V, but the PMIC only
445 * supports 2.85V.
Dr8a73a4-ape6evm.dts58 /* Common 1.8V and 3.3V rails, used by several devices on APE6EVM */
Drk3288-veyron-pinky.dts59 * Use a pullup instead of a drive since the output is 3.3V and
60 * really should be 1.8V (oops). The external pulldown will help
Domap3-panel-sharp-ls037v7dw01.dtsi19 /* 3.3V GPIO controlled regulator for LCD_ENVDD */
Dam335x-baltos-ir5221.dts401 /* VDD_MPU voltage limits 0.95V - 1.26V with +/-4% tolerance */
410 /* VDD_CORE voltage limits 0.95V - 1.1V with +/-4% tolerance */
Dr8a7740-armadillo800eva.dts38 regulator-name = "fixed-3.3V";
74 regulator-name = "fixed-5.0V";
Dtegra20-trimslice.dts345 nvidia,phy-reset-gpio = <&gpio TEGRA_GPIO(V, 0)
351 nvidia,phy-reset-gpio = <&gpio TEGRA_GPIO(V, 0)
434 gpio = <&gpio TEGRA_GPIO(V, 2) 0>;
/linux-4.4.14/Documentation/devicetree/bindings/regulator/
Dltc3589.txt21 0.3625 V to 0.75 V in 12.5 mV steps. The output voltage thus ranges between
22 0.3625 * (1 + R1/R2) V and 0.75 * (1 + R1/R2) V. Regulators bb-out and ldo1
23 have a fixed 0.8 V reference and thus output 0.8 * (1 + R1/R2) V. The ldo3
24 regulator is fixed to 1.8 V on LTC3589 and to 2.8 V on LTC3589-1,2. The ldo4
25 regulator can output between 1.8 V and 3.3 V on LTC3589 and between 1.2 V
26 and 3.2 V on LTC3589-1,2 in four steps. The ldo1 standby regulator can not
Ds5m8767-regulator.txt63 regulator-name = "VDD_ALIVE_1.0V";
134 regulator-name = "VDD_ABB_3.3V";
141 regulator-name = "VDD_ALIVE_1.1V";
148 regulator-name = "VDD_MIF_1.2V";
156 regulator-name = "VMEM_VDD_2.8V";
Dmt6397-regulator.txt111 /* fixed output 2.8 V */
126 /* fixed output 2.8 V */
133 /* fixed output 3.3 V */
Dmax8997-regulator.txt126 regulator-name = "VDD_ABB_3.3V";
132 regulator-name = "VDD_ALIVE_1.1V";
139 regulator-name = "VDD_ARM_1.2V";
/linux-4.4.14/Documentation/devicetree/bindings/power_supply/
Dqcom_smbb.txt49 Usage: optional (default: 3.2V, or pre-configured value)
50 Value type: <u32>; uV; range [2.1V : 3.6V]
56 Usage: optional (default: 4.2V, or pre-configured value)
57 Value type: <u32>; uV; range [3.24V : 5V]
63 Usage: optional (default: 4.2V, or pre-configured value)
64 Value type: <u32>; uV; range [3.24V : 5V]
77 Usage: optional (default: 4.1V, or pre-configured value)
78 Value type: <u32>; uV; range [3.24V : 5V]
84 Usage: optional (default: 4.3V, or pre-configured value)
85 Value type: <u32>; uV; range [4.2V : 9.6V]
Dti,bq24735.txt18 must be between 1.024V and 19.2V with a 16mV step resolution. The POR value
/linux-4.4.14/arch/frv/mb93090-mb00/
Dpci-vdk.c66 #define __set_PciCfgDataB(A,V) \ argument
67 writeb((V), (volatile void __iomem *) __region_CS1 + 0x88 + (3 - ((A) & 3)))
69 #define __set_PciCfgDataW(A,V) \ argument
70 writew((V), (volatile void __iomem *) __region_CS1 + 0x88 + (2 - ((A) & 2)))
72 #define __set_PciCfgDataL(A,V) \ argument
73 writel((V), (volatile void __iomem *) __region_CS1 + 0x88)
79 #define __set_PciBridgeDataB(A,V) writeb((V), (volatile void __iomem *) __region_CS1 + 0x800 + (A)) argument
80 #define __set_PciBridgeDataW(A,V) writew((V), (volatile void __iomem *) __region_CS1 + 0x800 + (A)) argument
81 #define __set_PciBridgeDataL(A,V) writel((V), (volatile void __iomem *) __region_CS1 + 0x800 + (A)) argument
/linux-4.4.14/arch/mips/cavium-octeon/executive/
Dcvmx-l2c.c473 if (tag.s.V && (tag.s.addr == tag_addr)) { in cvmx_l2c_unlock_line()
490 if (tag.s.V && (tag.s.addr == tag_addr)) { in cvmx_l2c_unlock_line()
524 uint64_t V:1; /* Line valid */ member
534 uint64_t V:1; /* Line valid */
541 uint64_t V:1; /* Line valid */ member
551 uint64_t V:1; /* Line valid */
558 uint64_t V:1; /* Line valid */ member
568 uint64_t V:1; /* Line valid */
575 uint64_t V:1; /* Line valid */ member
585 uint64_t V:1; /* Line valid */
[all …]
/linux-4.4.14/Documentation/devicetree/bindings/pci/
Dnvidia,tegra20-pcie.txt69 - avdd-pex-supply: Power supply for analog PCIe logic. Must supply 1.05 V.
70 - vdd-pex-supply: Power supply for digital PCIe I/O. Must supply 1.05 V.
72 supply 1.05 V.
74 supply 1.05 V.
75 - vddio-pex-clk-supply: Power supply for PCIe clock. Must supply 3.3 V.
80 supply 1.05 V.
82 supply 1.05 V.
84 supply 1.8 V.
86 Must supply 3.3 V.
89 - avdd-pexa-supply: Power supply for analog PCIe logic. Must supply 1.05 V.
[all …]
/linux-4.4.14/Documentation/devicetree/bindings/hwmon/
Dads1015.txt19 0: +/- 6.144 V
20 1: +/- 4.096 V
21 2: +/- 2.048 V (default)
22 3: +/- 1.024 V
23 4: +/- 0.512 V
24 5: +/- 0.256 V
Dltc2978.txt39 regulator-name = "FPGA-2.5V";
42 regulator-name = "FPGA-1.5V";
/linux-4.4.14/crypto/
Dansi_cprng.c50 unsigned char V[DEFAULT_BLK_SZ]; member
98 hexdump("Input V: ", ctx->V, DEFAULT_BLK_SZ); in _get_more_prng_bytes()
122 xor_vectors(ctx->I, ctx->V, tmp, DEFAULT_BLK_SZ); in _get_more_prng_bytes()
154 output = ctx->V; in _get_more_prng_bytes()
179 hexdump("Output V: ", ctx->V, DEFAULT_BLK_SZ); in _get_more_prng_bytes()
283 const unsigned char *V, const unsigned char *DT) in reset_prng_context() argument
296 if (V) in reset_prng_context()
297 memcpy(ctx->V, V, DEFAULT_BLK_SZ); in reset_prng_context()
299 memcpy(ctx->V, DEFAULT_V_SEED, DEFAULT_BLK_SZ); in reset_prng_context()
Ddrbg.c535 drbg_string_fill(&cipherin, drbg->V, drbg_blocklen(drbg)); in drbg_ctr_update()
542 crypto_inc(drbg->V, drbg_blocklen(drbg)); in drbg_ctr_update()
563 memcpy(drbg->V, temp + drbg_keylen(drbg), drbg_blocklen(drbg)); in drbg_ctr_update()
594 crypto_inc(drbg->V, drbg_blocklen(drbg)); in drbg_ctr_generate()
595 drbg_string_fill(&data, drbg->V, drbg_blocklen(drbg)); in drbg_ctr_generate()
608 crypto_inc(drbg->V, drbg_blocklen(drbg)); in drbg_ctr_generate()
616 crypto_inc(drbg->V, drbg_blocklen(drbg)); in drbg_ctr_generate()
671 memset(drbg->V, 1, drbg_statelen(drbg)); in drbg_hmac_update()
673 drbg_string_fill(&seed1, drbg->V, drbg_statelen(drbg)); in drbg_hmac_update()
682 drbg_string_fill(&vdata, drbg->V, drbg_statelen(drbg)); in drbg_hmac_update()
[all …]
/linux-4.4.14/fs/sysv/
DKconfig2 tristate "System V/Xenix/V7/Coherent file system support"
14 UnixWare, Dell Unix and System V programs under Linux. It is
21 network using NFS, you don't need the System V file system support
28 nothing whatsoever to do with the option "System V IPC". Read about
29 the System V file system in
/linux-4.4.14/drivers/net/hyperv/
DKconfig2 tristate "Microsoft Hyper-V virtual network driver"
5 Select this option to enable the Hyper-V virtual network driver.
/linux-4.4.14/sound/soc/codecs/
Drl6347a.h17 #define VERB_CMD(V, N, D) ((N << 20) | (V << 8) | D) argument
Drt298.h15 #define VERB_CMD(V, N, D) ((N << 20) | (V << 8) | D) argument
Drt286.h15 #define VERB_CMD(V, N, D) ((N << 20) | (V << 8) | D) argument
/linux-4.4.14/Documentation/frv/
DREADME.txt2 Fujitsu FR-V LINUX DOCUMENTATION
5 This directory contains documentation for the Fujitsu FR-V CPU architecture
51 A description of how the FR-V kernel's atomic operations work.
Dmmu-layout.txt63 00004000-BFFFFFFF various TLB,xAMR1 D-N-??V 3GB Userspace
64 C0000000-CFFFFFFF 00000000 xAMPR0 -L-S--V 256MB Kernel image and data
65 D0000000-D7FFFFFF various TLB,xAMR1 D-NS??V 128MB vmalloc area
66 D8000000-DBFFFFFF various TLB,xAMR1 D-NS??V 64MB kmap() area
69 DD040000 DAMR2/IAMR2 -L-S--V page Page cache flush attachment point
70 DD080000 DAMR3 -L-SC-V page Page Directory (PGD)
71 DD0C0000 DAMR4 -L-SC-V page Cached insn TLB Page Table lookup
72 DD100000 DAMR5 -L-SC-V page Cached data TLB Page Table lookup
73 DD140000 DAMR6 -L-S--V page kmap_atomic(KM_BOUNCE_READ)
74 DD180000 DAMR7 -L-S--V page kmap_atomic(KM_SKB_SUNRPC_DATA)
[all …]
Dfeatures.txt2 FUJITSU FR-V LINUX FEATURES
9 The FR-V architecture port supports both normal MMU linux and uClinux out
101 three quarters are left unoccupied so that an FR-V CPU with an MMU can use
152 (2) Breakpoint via the FR-V "BREAK" instruction.
154 (3) Breakpoint via the FR-V "TIRA GR0, #1" instruction.
163 The FR-V on-chip serial ports are made available as ttyS0 and ttyS1. Note
244 - turn on "Fujitsu FR-V CPU WorkRAM support"
Datomic-ops.txt2 FUJITSU FR-V KERNEL ATOMIC OPERATIONS
5 On the FR-V CPUs, there is only one atomic Read-Modify-Write operation: the SWAP/SWAPI
17 interrupts, but on the FR-V CPUs, modifying the PSR takes a lot of clock cycles, and it has to be
/linux-4.4.14/scripts/
Dcoccicheck16 if [ -n "$V" -a "$V" != "0" ]; then
17 VERBOSE="$V"
Dmkmakefile34 VERBOSE := \$(V)
Drecordmcount.pl114 my $V = '0.1';
118 print "version: $V\n";
/linux-4.4.14/Documentation/devicetree/bindings/leds/backlight/
Dlp855x.txt15 - power-supply: Regulator which controls the 3V rail
27 /* 4V OV, 4 output LED0 string enabled */
65 /* 4V OV, 4 output LED string enabled */
Dpm8941-wled.txt23 - qcom,ovp: V; Over-voltage protection limit; one of:
25 default: 29V
Dsky81452-backlight.txt16 : It should be one of 4, 5, 6 and 7V.
/linux-4.4.14/tools/virtio/
DMakefile9 ${MAKE} -C `pwd`/../.. M=`pwd`/vhost_test V=${V}
/linux-4.4.14/Documentation/devicetree/bindings/net/
Dmicrel-ks8851.txt16 - vdd-supply: analog 3.3V supply for Ethernet mac
17 - vdd-io-supply: digital 1.8V IO supply for Ethernet mac
/linux-4.4.14/Documentation/devicetree/bindings/ufs/
Dufshcd-pltfrm.txt23 - vcc-supply-1p8 : For embedded UFS devices, valid VCC range is 1.7-1.95V
24 or 2.7-3.6V. This boolean property when set, specifies
25 to use low voltage range of 1.7-1.95V. Note for external
27 always 2.7-3.6V.
/linux-4.4.14/Documentation/filesystems/caching/
Dobject.txt52 | : V : |
54 V +----------->| IObject | : |
56 | ICookie |-------+ : | : V
61 V | : V : |
65 | V : | : V
69 V | : V : |
76 V V : : V
/linux-4.4.14/Documentation/arm/SA1100/
DLART8 between 3.5V and 16V and is overdimensioned to support a range of
/linux-4.4.14/drivers/net/ethernet/qlogic/qlcnic/
Dqlcnic_dcb.c16 #define QLC_DCB_GET_MAP(V) (1 << V) argument
24 #define QLC_DCB_TSA_SUPPORT(V) (V & 0x1) argument
25 #define QLC_DCB_ETS_SUPPORT(V) ((V >> 1) & 0x1) argument
26 #define QLC_DCB_VERSION_SUPPORT(V) ((V >> 2) & 0xf) argument
27 #define QLC_DCB_MAX_NUM_TC(V) ((V >> 20) & 0xf) argument
28 #define QLC_DCB_MAX_NUM_ETS_TC(V) ((V >> 24) & 0xf) argument
29 #define QLC_DCB_MAX_NUM_PFC_TC(V) ((V >> 28) & 0xf) argument
/linux-4.4.14/Documentation/devicetree/bindings/pinctrl/
Dqcom,pmic-gpio.txt161 1: high (PMIC_GPIO_STRENGTH_HIGH) 0.9mA @ 1.8V - 1.9mA @ 2.6V
162 2: medium (PMIC_GPIO_STRENGTH_MED) 0.6mA @ 1.8V - 1.25mA @ 2.6V
163 3: low (PMIC_GPIO_STRENGTH_LOW) 0.15mA @ 1.8V - 0.3mA @ 2.6V
Dfsl,mxs-pinctrl.txt67 0: MXS_VOLTAGE_LOW - 1.8 V
68 1: MXS_VOLTAGE_HIGH - 3.3 V
118 to function as a 8-bit mmc device, with 8mA, 3.3V and pull-up configurations
/linux-4.4.14/Documentation/spi/
Dspi-lm70llp36 D1 3 --> V+ 5
37 D2 4 --> V+ 5
38 D3 5 --> V+ 5
39 D4 6 --> V+ 5
/linux-4.4.14/arch/arm/crypto/
Dsha512-armv4.pl495 my @V=($A,$B,$C,$D,$E,$F,$G,$H)=map("d$_",(16..23));
601 for($i=0;$i<16;$i++) { &NEON_00_15($i,@V); unshift(@V,pop(@V)); }
607 for(;$i<32;$i++) { &NEON_16_79($i,@V); unshift(@V,pop(@V)); }
Dsha256-armv4.pl55 @V=($A,$B,$C,$D,$E,$F,$G,$H);
235 for($i=0;$i<16;$i++) { &BODY_00_15($i,@V); unshift(@V,pop(@V)); }
237 for (;$i<32;$i++) { &BODY_16_XX($i,@V); unshift(@V,pop(@V)); }
/linux-4.4.14/tools/power/acpi/
DMakefile.config31 V ?= false
77 ifeq ($(strip $(V)),false)
/linux-4.4.14/Documentation/devicetree/bindings/rtc/
Dabracon,abx80x.txt28 - "abracon,tc-diode": should be "standard" (0.6V) or "schottky" (0.3V)
/linux-4.4.14/net/sched/
Dsch_qfq.c187 u64 oldV, V; /* Precise virtual times. */ member
770 unsigned int state = qfq_gt(grp->S, q->V); in qfq_calc_state()
825 unsigned long vslot = q->V >> q->min_slot_shift; in qfq_make_eligible()
987 if (qfq_gt(grp->S, q->V)) in qfq_update_eligible()
988 q->V = grp->S; in qfq_update_eligible()
1059 limit = qfq_round_down(q->V, slot_shift) + (1ULL << slot_shift); in qfq_update_start()
1061 if (!qfq_gt(agg->F, q->V) || qfq_gt(roundedF, limit)) { in qfq_update_start()
1074 agg->S = q->V; in qfq_update_start()
1166 q->V += (u64)len * q->iwsum; in qfq_dequeue()
1169 (unsigned long long) q->V); in qfq_dequeue()
[all …]
/linux-4.4.14/Documentation/input/
Damijoy.txt20 (7) - +5V (50mA)
26 (1) - V-pulse
32 (7) - +5V (50mA)
44 (7) - +5V (50mA)
56 (7) - +5V (50mA)
Dcd32.txt16 7 (+5V) | 1 (STROBE)
/linux-4.4.14/Documentation/devicetree/bindings/ata/
Dtegra-sata.txt31 - target-5v-supply : Defines the SATA 5V power regulator
32 - target-12v-supply : Defines the SATA 12V power regulator
/linux-4.4.14/drivers/staging/media/davinci_vpfe/
Ddavinci-vpfe-mc.txt108 V
115 V
125 V
132 V
/linux-4.4.14/Documentation/devicetree/bindings/power/
Drockchip-io-domain.txt9 - If the regulator hooked up to a pin like SDMMC0_VDD is 3.3V then
11 that same pin is 1.8V then bit 7 of GRF_IO_VSEL needs to be 1.
27 regulator. It changes the regulator between 3.3V and 1.8V at the
Dbq24257.txt30 not specified a default of 6,5000,000 (=6.5V) is used.
33 (=4.36V) is used.
/linux-4.4.14/arch/frv/kernel/
Ddma.c41 #define __set_DMAC(IO,X,V) \ argument
43 *(volatile unsigned long *)((IO) + DMAC_##X##x) = (V); \
47 #define ___set_DMAC(IO,X,V) \ argument
49 *(volatile unsigned long *)((IO) + DMAC_##X##x) = (V); \
/linux-4.4.14/Documentation/video4linux/cx2341x/
DREADME.hm126 The format is YUV 4:2:0 which uses 1 Y byte per pixel and 1 U and V byte per
30 Y, U and V planes. This code assumes frames of 720x576 (PAL) pixels.
72 // descramble U/V plane
74 // The U/V values are interlaced (UVUV...).
/linux-4.4.14/Documentation/devicetree/bindings/mmc/
Dmmc.txt43 - mmc-ddr-1_8v: eMMC high-speed DDR mode(1.8V I/O) is supported
44 - mmc-ddr-1_2v: eMMC high-speed DDR mode(1.2V I/O) is supported
45 - mmc-hs200-1_8v: eMMC HS200 mode(1.8V I/O) is supported
46 - mmc-hs200-1_2v: eMMC HS200 mode(1.2V I/O) is supported
47 - mmc-hs400-1_8v: eMMC HS400 mode(1.8V I/O) is supported
48 - mmc-hs400-1_2v: eMMC HS400 mode(1.2V I/O) is supported
/linux-4.4.14/arch/mips/include/asm/octeon/
Dcvmx-l2c.h58 uint64_t V:1; /* Line valid */ member
68 uint64_t V:1; /* Line valid */
/linux-4.4.14/Documentation/security/
Dkeys-request-key.txt89 (b) An authorisation key V that refers to key U and notes that process A
94 keyring that contains a link to auth key V.
103 search notes that the session keyring has auth key V in its bottom level.
113 (9) Upon instantiating key U, auth key V is automatically revoked so that it
116 (10) The program then exits 0 and request_key() deletes key V and returns key
123 V.
/linux-4.4.14/Documentation/video4linux/bttv/
DTuners67 40x2: Tuner (5V/33V), TEMIC_API.
68 40x6: Tuner 5V
/linux-4.4.14/Documentation/filesystems/
Dmandatory-locking.txt45 In trying to address this problem, the designers of System V UNIX came up
51 The System V mandatory locking scheme was intended to have as little impact as
57 the whole truth. System V locking is based on fcntl(). The granularity of
63 borrowing the fcntl() locking scheme from System V. The mandatory locking
64 scheme is defined by the System V Interface Definition (SVID) Version 3.
71 meaningless combination, and was chosen by the System V implementors so as not
119 interface - in other words the System V/POSIX interface. BSD style
/linux-4.4.14/Documentation/devicetree/bindings/leds/
Dleds-ktd2692.txt19 - vin-supply : "vin" LED supply (2.7V to 5.5V).
/linux-4.4.14/Documentation/devicetree/bindings/phy/
Dqcom,usb-8x16-phy.txt33 Definition: phandle to the regulator 1.8V supply node.
38 Definition: phandle to the regulator 3.3V supply node.
Dpistachio-usb-phy.txt17 - phy-supply: USB VBUS supply. Must supply 5.0V.
/linux-4.4.14/Documentation/powerpc/
Dfirmware-assisted-dump.txt119 V V | Permanent Reservation V
137 V V V
142 V V
/linux-4.4.14/Documentation/
DChanges28 o module-init-tools 0.9.10 # depmod -V
29 o e2fsprogs 1.41.4 # e2fsck -V
30 o jfsutils 1.1.3 # fsck.jfs -V
31 o reiserfsprogs 3.6.3 # reiserfsck -V
32 o xfsprogs 2.6.0 # xfs_db -V
35 o pcmciautils 004 # pccardctl -V
36 o quota-tools 3.09 # quota -V
45 o iptables 1.4.2 # iptables -V
/linux-4.4.14/Documentation/ABI/testing/
Dsysfs-bus-iio-adc-hi843522 The low voltage threshold range is between 2..21V.
39 The high voltage threshold range is between 3..22V.
Dsysfs-platform-twl4030-usb3 Read-only status reporting if VBUS (approx 5V)
Dsysfs-bus-iio-meas-spec6 battery level supplied to sensor is below 2.25V.
/linux-4.4.14/Documentation/devicetree/bindings/iio/adc/
Dqcom,spmi-vadc.txt70 VADC will use the VDD reference (1.8V) and GND for channel
72 calibrated with 0.625V and 1.25V reference channels, also
/linux-4.4.14/drivers/net/wan/
DKconfig45 base-band modems, or any other device with the X.21, V.24, V.35 or
46 V.36 interface) to your Linux box. The cards can work as the
63 tristate "LanMedia Corp. SSI/V.35, T1/E1, HSSI, T3 boards"
70 V.24, V.35 or V.36 interface) to your Linux box.
254 Support for the FarSync T-Series X.21 (and V.35/V.24) cards by
258 8Mb/s (128K on V.24) using synchronous PPP, Cisco HDLC, raw HDLC,
/linux-4.4.14/drivers/staging/gdm72xx/
Dgdm_wimax.c540 static int gdm_wimax_hci_get_tlv(u8 *buf, u8 *T, u16 *L, u8 **V) in gdm_wimax_hci_get_tlv() argument
553 *V = &buf[next_pos]; in gdm_wimax_hci_get_tlv()
562 u8 T, *V; in gdm_wimax_get_prepared_info() local
583 pos += gdm_wimax_hci_get_tlv(&buf[pos], &T, &L, &V); in gdm_wimax_get_prepared_info()
592 dev->dev_addr, V); in gdm_wimax_get_prepared_info()
593 memcpy(dev->dev_addr, V, dev->addr_len); in gdm_wimax_get_prepared_info()
/linux-4.4.14/Documentation/power/regulator/
Dmachine.txt9 Regulator-1 -+-> Regulator-2 --> [Consumer A @ 1.8 - 2.0V]
11 +-> [Consumer B @ 3.3V]
/linux-4.4.14/arch/arc/mm/
Dtlbex.S194 ; OUT: r0 = PTE faulted on, r1 = ptr to PTE, r2 = Faulting V-address
272 and r2, r0, PTE_BITS_IN_PD0 ; Extract other PTE flags: (V)alid, (G)lb
319 ; Get the PTE corresponding to V-addr accessed, r2 is setup with EFA
359 ; Get the PTE corresponding to V-addr accessed
/linux-4.4.14/arch/x86/include/asm/
Dcompat.h269 #define SET_PR_FPVALID(S,V) \ argument
270 do { *(int *) (((void *) &((S)->pr_reg)) + PR_REG_SIZE(0)) = (V); } \
/linux-4.4.14/include/video/
Dsstfb.h60 # define print_var(V, X...) \ argument
64 sst_dbg_print_var(V); \
/linux-4.4.14/Documentation/devicetree/bindings/mfd/
Das3711.txt50 regulator-name = "1.215V";
55 regulator-name = "2.8V CPU";
Ds2mps11.txt79 regulator-name = "V_EMMC_2.8V";
124 regulator-name = "VDD_ABB_3.3V";
130 regulator-name = "VDD_ALIVE_1.1V";
Dmax8998.txt105 regulator-name = "VDD_ALIVE_1.1V";
112 regulator-name = "VDD_ARM_1.2V";
/linux-4.4.14/Documentation/devicetree/bindings/media/i2c/
Dmt9m111.txt4 array size of 1280H x 1024V. It is programmable through a simple two-wire serial
Dmt9p031.txt4 an active array size of 2592H x 1944V. It is programmable through a simple
Dov2659.txt4 1632H x 1212V. It is programmable through a SCCB. The OV2659 sensor supports
Dmt9v032.txt4 an active array size of 752H x 480V. It is programmable through a simple
Dadv7343.txt4 package. Six high speed, 3.3 V, 11-bit video DACs provide support for composite
/linux-4.4.14/arch/frv/
DKconfig62 menu "Fujitsu FR-V system setup"
67 This options switches on and off support for the FR-V MMU
68 (effectively switching between vmlinux and uClinux). Not all FR-V
76 Setting this option causes the FR-V atomic operations to be mostly
328 Some FR-V systems (such as the MB93090-MB00 VDK) have PCI
/linux-4.4.14/tools/build/
DMakefile17 ifeq ($(V),1)
/linux-4.4.14/Documentation/devicetree/bindings/staging/iio/adc/
Dspear-adc.txt25 vref-external = <2500>; /* 2.5V VRef */
/linux-4.4.14/Documentation/devicetree/bindings/display/exynos/
Dexynos_dsim.txt19 - vddcore-supply: MIPI DSIM Core voltage supply (e.g. 1.1V)
20 - vddio-supply: MIPI DSIM I/O and PLL voltage supply (e.g. 1.8V)
/linux-4.4.14/Documentation/devicetree/bindings/input/
Delan_i2c.txt16 - vcc-supply: a phandle for the regulator supplying 3.3V power.
Delants_i2c.txt17 - vcc33-supply: a phandle for the regulator supplying 3.3V power.
Dcypress,cyapa.txt16 - vcc-supply: a phandle for the regulator supplying 3.3V power.
Dsun4i-lradc-keys.txt16 - voltage: Voltage in µV at lradc input when this key is pressed.
/linux-4.4.14/arch/h8300/boot/compressed/
Dhead.S41 ; V = version
/linux-4.4.14/tools/lib/api/
DMakefile28 export srctree OUTPUT CC LD CFLAGS V
/linux-4.4.14/fs/afs/
Dinternal.h675 #define afs_get_vlocation(V) do { atomic_inc(&(V)->usage); } while(0) argument
728 #define afs_get_volume(V) do { atomic_inc(&(V)->usage); } while(0) argument
/linux-4.4.14/Documentation/devicetree/bindings/extcon/
Dextcon-rt8973a.txt6 voltage system from abnormal high input voltage (up to 28V) and supports high
/linux-4.4.14/Documentation/devicetree/bindings/arm/
Dste-u300.txt23 - vana15-supply: the regulator supplying the 1.5V to drive the
/linux-4.4.14/tools/scripts/
DMakefile.include62 ifneq ($(V),1)
/linux-4.4.14/Documentation/devicetree/bindings/usb/
Dmsm-hsusb.txt39 - v1p8-supply: phandle to the regulator for the 1.8V supply
40 - v3p3-supply: phandle to the regulator for the 3.3V supply
/linux-4.4.14/Documentation/DocBook/media/
Dconstraints.png.b6434 p/FSb00BIKjg4kD8/cm4mFNjKfd/OpsJyb2GJ+V+UzEXSK9wAfuvqGr9s7ooHRiV2yYgDCe8xUOp
/linux-4.4.14/Documentation/ioctl/
Dioctl-number.txt185 'V' all linux/vt.h conflict!
186 'V' all linux/videodev2.h conflict!
187 'V' C0 linux/ivtvfb.h conflict!
188 'V' C0 linux/ivtv.h conflict!
189 'V' C0 media/davinci/vpfe_capture.h conflict!
190 'V' C0 media/si4713.h conflict!
/linux-4.4.14/drivers/staging/iio/Documentation/dac/
Dmax51741 On power-up, the device is in 0V-output state.
/linux-4.4.14/tools/lib/lockdep/
DMakefile98 export srctree OUTPUT CC LD CFLAGS V
/linux-4.4.14/Documentation/i2c/busses/
Di2c-ali15x346 * "Aladdin V" includes the M1541 Socket 7 North bridge with AGP and 100MHz
48 Some Aladdin V motherboards:
/linux-4.4.14/drivers/char/
Dhpet.c58 #define write_counter(V, MC) writeq(V, MC) argument
61 #define write_counter(V, MC) writel(V, MC) argument
/linux-4.4.14/include/crypto/
Ddrbg.h109 unsigned char *V; /* internal state 10.1.1.1 1a) */ member
/linux-4.4.14/tools/power/cpupower/
DMakefile40 V ?= false macro

12