| /linux-4.4.14/arch/unicore32/include/asm/ |
| D | ptrace.h | 26 (!((regs)->UCreg_asr & PSR_I_BIT))
43 if ((regs->UCreg_asr & PSR_I_BIT) == 0) { in valid_user_regs()
|
| D | irqflags.h | 19 #define ARCH_IRQ_DISABLED (PRIV_MODE | PSR_I_BIT)
|
| D | assembler.h | 46 or \temp, \temp, #PSR_I_BIT | PRIV_MODE
|
| /linux-4.4.14/arch/unicore32/kernel/ |
| D | setup.c | 124 "r" (PSR_R_BIT | PSR_I_BIT | INTR_MODE), in cpu_init()
126 "r" (PSR_R_BIT | PSR_I_BIT | ABRT_MODE), in cpu_init()
128 "r" (PSR_R_BIT | PSR_I_BIT | EXTN_MODE), in cpu_init()
130 "r" (PSR_R_BIT | PSR_I_BIT | PRIV_MODE) in cpu_init()
|
| D | entry.S | 260 cand.a r3, #PSR_I_BIT
262 andn r17, r17, #PSR_I_BIT
330 cand.a r3, #PSR_I_BIT
332 andn r17, r17, #PSR_I_BIT
|
| D | head.S | 64 or r0, #PSR_R_BIT | PSR_I_BIT @ disable irqs
|
| /linux-4.4.14/arch/arm/kernel/ |
| D | fiqasm.S | 26 mov r2, #PSR_I_BIT | PSR_F_BIT | FIQ_MODE
39 mov r2, #PSR_I_BIT | PSR_F_BIT | FIQ_MODE
|
| D | entry-armv.S | 339 ARM( msr cpsr_c, #ABT_MODE | PSR_I_BIT | PSR_F_BIT )
340 THUMB( mov r0, #ABT_MODE | PSR_I_BIT | PSR_F_BIT )
344 ARM( msr cpsr_c, #SVC_MODE | PSR_I_BIT | PSR_F_BIT )
345 THUMB( mov r0, #SVC_MODE | PSR_I_BIT | PSR_F_BIT )
353 ARM( msr cpsr_c, #ABT_MODE | PSR_I_BIT | PSR_F_BIT )
354 THUMB( mov r0, #ABT_MODE | PSR_I_BIT | PSR_F_BIT )
358 ARM( msr cpsr_c, #SVC_MODE | PSR_I_BIT | PSR_F_BIT )
359 THUMB( mov r0, #SVC_MODE | PSR_I_BIT | PSR_F_BIT )
|
| D | iwmmxt.S | 200 orr r2, ip, #PSR_I_BIT @ disable interrupts
252 orr r2, ip, #PSR_I_BIT @ disable interrupts
290 orr r2, ip, #PSR_I_BIT @ disable interrupts
357 orr ip, r2, #PSR_I_BIT @ disable interrupts
|
| D | setup.c | 501 PLC (PSR_F_BIT | PSR_I_BIT | IRQ_MODE), in cpu_init()
503 PLC (PSR_F_BIT | PSR_I_BIT | ABT_MODE), in cpu_init()
505 PLC (PSR_F_BIT | PSR_I_BIT | UND_MODE), in cpu_init()
507 PLC (PSR_F_BIT | PSR_I_BIT | FIQ_MODE), in cpu_init()
509 PLC (PSR_F_BIT | PSR_I_BIT | SVC_MODE) in cpu_init()
|
| D | head-nommu.S | 55 setmode PSR_F_BIT | PSR_I_BIT | SVC_MODE, r9 @ ensure svc mode
99 setmode PSR_F_BIT | PSR_I_BIT | SVC_MODE, r9
|
| /linux-4.4.14/arch/arm/include/asm/ |
| D | ptrace.h | 42 (!((regs)->ARM_cpsr & PSR_I_BIT))
60 if ((regs->ARM_cpsr & PSR_I_BIT) == 0) { in valid_user_regs()
|
| D | assembler.h | 103 msr cpsr_c, #PSR_I_BIT | SVC_MODE
179 tst \oldcpsr, #PSR_I_BIT
344 orr \reg , \reg , #PSR_I_BIT | PSR_F_BIT | SVC_MODE
359 setmode PSR_F_BIT | PSR_I_BIT | SVC_MODE, \reg
|
| D | irqflags.h | 18 #define IRQMASK_I_BIT PSR_I_BIT
|
| /linux-4.4.14/arch/arm64/include/asm/ |
| D | ptrace.h | 141 (!((regs)->pstate & PSR_I_BIT))
160 if (user_mode(regs) && (regs->pstate & PSR_I_BIT) == 0) { in valid_user_regs()
|
| D | irqflags.h | 90 return flags & PSR_I_BIT; in arch_irqs_disabled_flags()
|
| /linux-4.4.14/arch/arm/kvm/ |
| D | reset.c | 37 .usr_regs.ARM_cpsr = SVC_MODE | PSR_A_BIT | PSR_I_BIT | PSR_F_BIT,
|
| D | emulate.c | 301 *vcpu_cpsr(vcpu) |= PSR_I_BIT; in kvm_inject_undefined()
336 *vcpu_cpsr(vcpu) |= PSR_I_BIT | PSR_A_BIT; in inject_abt()
|
| /linux-4.4.14/arch/arm64/include/uapi/asm/ |
| D | ptrace.h | 44 #define PSR_I_BIT 0x00000080 macro
|
| /linux-4.4.14/arch/arm/mach-s3c24xx/ |
| D | sleep.S | 56 mov r0, #PSR_I_BIT | PSR_F_BIT | SVC_MODE
|
| /linux-4.4.14/arch/arm/mach-s3c64xx/ |
| D | sleep.S | 43 msr cpsr_c, #PSR_I_BIT | PSR_F_BIT | SVC_MODE
|
| /linux-4.4.14/arch/arm/mach-rockchip/ |
| D | sleep.S | 29 setmode PSR_I_BIT | PSR_F_BIT | SVC_MODE, r1 @ set svc, irqs off
|
| /linux-4.4.14/arch/arm64/kvm/ |
| D | reset.c | 38 .regs.pstate = (PSR_MODE_EL1h | PSR_A_BIT | PSR_I_BIT |
|
| D | inject_fault.c | 29 PSR_I_BIT | PSR_D_BIT)
|
| D | hyp.S | 908 mov lr, #(PSR_F_BIT | PSR_I_BIT | PSR_A_BIT | PSR_D_BIT |\
|
| /linux-4.4.14/arch/unicore32/include/uapi/asm/ |
| D | ptrace.h | 29 #define PSR_I_BIT 0x00000080 macro
|
| /linux-4.4.14/arch/arm/include/uapi/asm/ |
| D | ptrace.h | 73 #define PSR_I_BIT 0x00000080 /* >= V4, but not V7M */ macro
|
| /linux-4.4.14/arch/arm/mach-ep93xx/ |
| D | crunch-bits.S | 213 orr r2, ip, #PSR_I_BIT @ disable interrupts
259 orr r2, ip, #PSR_I_BIT @ disable interrupts
292 orr r2, ip, #PSR_I_BIT @ disable interrupts
|
| /linux-4.4.14/arch/arm/mm/ |
| D | proc-feroceon.S | 263 orr r3, r2, #PSR_I_BIT
309 orr r3, r2, #PSR_I_BIT
341 orr r3, r2, #PSR_I_BIT
372 orr r3, r2, #PSR_I_BIT
|
| D | proc-xsc3.S | 110 mov r1, #PSR_F_BIT|PSR_I_BIT|SVC_MODE
451 mov r0, #PSR_F_BIT|PSR_I_BIT|SVC_MODE
|
| D | proc-xscale.S | 147 mov r1, #PSR_F_BIT|PSR_I_BIT|SVC_MODE
|
| /linux-4.4.14/arch/unicore32/mm/ |
| D | proc-ucv2.S | 23 mov ip, #PSR_R_BIT | PSR_I_BIT | PRIV_MODE
|
| /linux-4.4.14/arch/arm/probes/kprobes/ |
| D | core.c | 508 cpsr = regs->ARM_cpsr | PSR_I_BIT; in setjmp_pre_handler()
|
| D | test-core.c | 1200 regs->ARM_cpsr |= PSR_I_BIT; in setup_test_context()
1288 regs->ARM_cpsr &= ~PSR_I_BIT; in test_after_pre_handler()
|
| /linux-4.4.14/arch/arm64/kernel/ |
| D | head.S | 533 mov x0, #(PSR_F_BIT | PSR_I_BIT | PSR_A_BIT | PSR_D_BIT |\
|