Searched refs:NV04_PFIFO_CACHE1_DMA_PUT (Results 1 - 6 of 6) sorted by relevance

/linux-4.4.14/drivers/gpu/drm/nouveau/nvkm/engine/fifo/
H A Dnv10.c30 { 32, 0, 0x00, 0, NV04_PFIFO_CACHE1_DMA_PUT },
H A Dnv17.c33 { 32, 0, 0x00, 0, NV04_PFIFO_CACHE1_DMA_PUT },
H A Dnv40.c34 { 32, 0, 0x00, 0, NV04_PFIFO_CACHE1_DMA_PUT },
H A Dregsnv04.h108 #define NV04_PFIFO_CACHE1_DMA_PUT 0x00003240 macro
H A Dnv04.c36 { 32, 0, 0x00, 0, NV04_PFIFO_CACHE1_DMA_PUT },
/linux-4.4.14/drivers/gpu/drm/nouveau/
H A Dnouveau_reg.h544 #define NV04_PFIFO_CACHE1_DMA_PUT 0x00003240 macro

Completed in 79 milliseconds