Home
last modified time | relevance | path

Searched refs:MIPS_CPU_IRQ_BASE (Results 1 – 64 of 64) sorted by relevance

/linux-4.4.14/arch/mips/include/asm/mach-cobalt/
Dirq.h40 #define MIPS_CPU_IRQ_BASE 16 macro
42 #define GT641XX_CASCADE_IRQ (MIPS_CPU_IRQ_BASE + 2)
43 #define RAQ2_SCSI_IRQ (MIPS_CPU_IRQ_BASE + 3)
44 #define ETH0_IRQ (MIPS_CPU_IRQ_BASE + 3)
45 #define QUBE1_ETH0_IRQ (MIPS_CPU_IRQ_BASE + 4)
46 #define ETH1_IRQ (MIPS_CPU_IRQ_BASE + 4)
47 #define SERIAL_IRQ (MIPS_CPU_IRQ_BASE + 5)
48 #define SCSI_IRQ (MIPS_CPU_IRQ_BASE + 5)
49 #define I8259_CASCADE_IRQ (MIPS_CPU_IRQ_BASE + 6)
/linux-4.4.14/arch/mips/include/asm/mach-generic/
Dirq.h23 #ifndef MIPS_CPU_IRQ_BASE
25 #define MIPS_CPU_IRQ_BASE 16 macro
27 #define MIPS_CPU_IRQ_BASE 0 macro
33 #define RM7K_CPU_IRQ_BASE (MIPS_CPU_IRQ_BASE+8)
41 #define MIPS_GIC_IRQ_BASE (MIPS_CPU_IRQ_BASE + 8)
/linux-4.4.14/arch/mips/include/asm/mach-paravirt/
Dirq.h12 #define MIPS_CPU_IRQ_BASE 1 macro
14 #define MIPS_IRQ_PCIA (MIPS_CPU_IRQ_BASE + 8)
16 #define MIPS_IRQ_MBOX0 (MIPS_CPU_IRQ_BASE + 32)
17 #define MIPS_IRQ_MBOX1 (MIPS_CPU_IRQ_BASE + 33)
/linux-4.4.14/drivers/irqchip/
Dirq-mips-cpu.c44 set_c0_status(0x100 << (d->irq - MIPS_CPU_IRQ_BASE)); in unmask_mips_irq()
50 clear_c0_status(0x100 << (d->irq - MIPS_CPU_IRQ_BASE)); in mask_mips_irq()
73 clear_c0_cause(0x100 << (d->irq - MIPS_CPU_IRQ_BASE)); in mips_mt_cpu_irq_startup()
86 clear_c0_cause(0x100 << (d->irq - MIPS_CPU_IRQ_BASE)); in mips_mt_cpu_irq_ack()
116 do_IRQ(MIPS_CPU_IRQ_BASE + irq); in plat_irq_dispatch()
154 domain = irq_domain_add_legacy(of_node, 8, MIPS_CPU_IRQ_BASE, 0, in __mips_cpu_irq_init()
Dirq-mips-gic.c275 return MIPS_CPU_IRQ_BASE + cp0_compare_irq; in gic_get_c0_compare_int()
286 return MIPS_CPU_IRQ_BASE + cp0_perfcount_irq; in gic_get_c0_perfcount_int()
298 return MIPS_CPU_IRQ_BASE + cp0_fdc_irq; in gic_get_c0_fdc_int()
834 irq_set_chained_handler(MIPS_CPU_IRQ_BASE + cpu_vec, in __gic_init()
852 irq_set_chained_handler(MIPS_CPU_IRQ_BASE + in __gic_init()
/linux-4.4.14/arch/mips/cobalt/
Dirq.c37 do_IRQ(MIPS_CPU_IRQ_BASE + 3); in plat_irq_dispatch()
39 do_IRQ(MIPS_CPU_IRQ_BASE + 4); in plat_irq_dispatch()
41 do_IRQ(MIPS_CPU_IRQ_BASE + 5); in plat_irq_dispatch()
43 do_IRQ(MIPS_CPU_IRQ_BASE + 7); in plat_irq_dispatch()
/linux-4.4.14/arch/mips/sni/
Dpcit.c214 do_IRQ(MIPS_CPU_IRQ_BASE + 4); in sni_pcit_hwint()
216 do_IRQ(MIPS_CPU_IRQ_BASE + 5); in sni_pcit_hwint()
218 do_IRQ(MIPS_CPU_IRQ_BASE + 7); in sni_pcit_hwint()
228 do_IRQ(MIPS_CPU_IRQ_BASE + 3); in sni_pcit_hwint_cplus()
230 do_IRQ(MIPS_CPU_IRQ_BASE + 4); in sni_pcit_hwint_cplus()
232 do_IRQ(MIPS_CPU_IRQ_BASE + 5); in sni_pcit_hwint_cplus()
234 do_IRQ(MIPS_CPU_IRQ_BASE + 7); in sni_pcit_hwint_cplus()
260 setup_irq(MIPS_CPU_IRQ_BASE + 3, &sni_isa_irq); in sni_pcit_cplus_irq_init()
Dpcimt.c281 do_IRQ(MIPS_CPU_IRQ_BASE + 7); in sni_pcimt_hwint()
283 do_IRQ(MIPS_CPU_IRQ_BASE + 6); in sni_pcimt_hwint()
Drm200.c458 do_IRQ(MIPS_CPU_IRQ_BASE + 7); in sni_rm200_hwint()
/linux-4.4.14/arch/mips/include/asm/mach-loongson64/
Dirq.h9 #define MIPS_CPU_IRQ_BASE 56 macro
11 #define LOONGSON_UART_IRQ (MIPS_CPU_IRQ_BASE + 2) /* UART */
12 #define LOONGSON_HT1_IRQ (MIPS_CPU_IRQ_BASE + 3) /* HT1 */
13 #define LOONGSON_TIMER_IRQ (MIPS_CPU_IRQ_BASE + 7) /* CPU Timer */
Dloongson.h73 #define LOONGSON2_PERFCNT_IRQ (MIPS_CPU_IRQ_BASE + 6) /* cpu perf counter */
/linux-4.4.14/arch/mips/ath25/
Dar5312_regs.h17 #define AR5312_IRQ_WLAN0 (MIPS_CPU_IRQ_BASE + 2) /* C0_CAUSE: 0x0400 */
18 #define AR5312_IRQ_ENET0 (MIPS_CPU_IRQ_BASE + 3) /* C0_CAUSE: 0x0800 */
19 #define AR5312_IRQ_ENET1 (MIPS_CPU_IRQ_BASE + 4) /* C0_CAUSE: 0x1000 */
20 #define AR5312_IRQ_WLAN1 (MIPS_CPU_IRQ_BASE + 5) /* C0_CAUSE: 0x2000 */
21 #define AR5312_IRQ_MISC (MIPS_CPU_IRQ_BASE + 6) /* C0_CAUSE: 0x4000 */
Dar2315_regs.h20 #define AR2315_IRQ_MISC (MIPS_CPU_IRQ_BASE + 2) /* C0_CAUSE: 0x0400 */
21 #define AR2315_IRQ_WLAN0 (MIPS_CPU_IRQ_BASE + 3) /* C0_CAUSE: 0x0800 */
22 #define AR2315_IRQ_ENET0 (MIPS_CPU_IRQ_BASE + 4) /* C0_CAUSE: 0x1000 */
23 #define AR2315_IRQ_LCBUS_PCI (MIPS_CPU_IRQ_BASE + 5) /* C0_CAUSE: 0x2000 */
24 #define AR2315_IRQ_WLAN0_POLL (MIPS_CPU_IRQ_BASE + 6) /* C0_CAUSE: 0x4000 */
Ddevices.h8 #define ATH25_IRQ_CPU_CLOCK (MIPS_CPU_IRQ_BASE + 7) /* C0_CAUSE: 0x8000 */
/linux-4.4.14/arch/mips/loongson64/lemote-2f/
Dirq.c21 #define LOONGSON_TIMER_IRQ (MIPS_CPU_IRQ_BASE + 7) /* cpu timer */
22 #define LOONGSON_NORTH_BRIDGE_IRQ (MIPS_CPU_IRQ_BASE + 6) /* bonito */
23 #define LOONGSON_UART_IRQ (MIPS_CPU_IRQ_BASE + 3) /* cpu serial port */
24 #define LOONGSON_SOUTH_BRIDGE_IRQ (MIPS_CPU_IRQ_BASE + 2) /* i8259 */
/linux-4.4.14/arch/mips/mti-malta/
Dmalta-int.c203 do_IRQ(MIPS_CPU_IRQ_BASE + MIPS_CPU_IPI_RESCHED_IRQ); in ipi_resched_dispatch()
208 do_IRQ(MIPS_CPU_IRQ_BASE + MIPS_CPU_IPI_CALL_IRQ); in ipi_call_dispatch()
345 corehi_irq = MIPS_CPU_IRQ_BASE + MIPSCPU_INT_COREHI; in arch_init_irq()
355 cpu_ipi_resched_irq = MIPS_CPU_IRQ_BASE + in arch_init_irq()
357 cpu_ipi_call_irq = MIPS_CPU_IRQ_BASE + in arch_init_irq()
371 i8259_irq = MIPS_CPU_IRQ_BASE + MIPSCPU_INT_I8259A; in arch_init_irq()
372 corehi_irq = MIPS_CPU_IRQ_BASE + MIPSCPU_INT_COREHI; in arch_init_irq()
Dmalta-time.c137 return MIPS_CPU_IRQ_BASE + cp0_fdc_irq; in get_c0_fdc_int()
150 mips_cpu_perf_irq = MIPS_CPU_IRQ_BASE + cp0_perfcount_irq; in get_c0_perfcount_int()
167 mips_cpu_timer_irq = MIPS_CPU_IRQ_BASE + cp0_compare_irq; in get_c0_compare_int()
Dmalta-platform.c53 .irq = MIPS_CPU_IRQ_BASE + MIPSCPU_INT_MB2,
/linux-4.4.14/arch/mips/loongson64/fuloong-2e/
Dirq.c31 do_IRQ(MIPS_CPU_IRQ_BASE + 7); in mach_irq_dispatch()
66 setup_irq(MIPS_CPU_IRQ_BASE + 2, &cascade_irqaction); in mach_init_irq()
68 setup_irq(MIPS_CPU_IRQ_BASE + 5, &cascade_irqaction); in mach_init_irq()
/linux-4.4.14/arch/mips/ralink/
Dirq.c25 #define RALINK_CPU_IRQ_INTC (MIPS_CPU_IRQ_BASE + 2)
26 #define RALINK_CPU_IRQ_PCI (MIPS_CPU_IRQ_BASE + 4)
27 #define RALINK_CPU_IRQ_FE (MIPS_CPU_IRQ_BASE + 5)
28 #define RALINK_CPU_IRQ_WIFI (MIPS_CPU_IRQ_BASE + 6)
29 #define RALINK_CPU_IRQ_COUNTER (MIPS_CPU_IRQ_BASE + 7)
/linux-4.4.14/arch/mips/txx9/rbtx4939/
Dirq.c58 return MIPS_CPU_IRQ_BASE + 7; in rbtx4939_irq_dispatch()
68 irq = MIPS_CPU_IRQ_BASE + 0; in rbtx4939_irq_dispatch()
70 irq = MIPS_CPU_IRQ_BASE + 1; in rbtx4939_irq_dispatch()
/linux-4.4.14/arch/mips/include/asm/mach-loongson32/
Dirq.h19 #define MIPS_CPU_IRQ_BASE 0 macro
20 #define MIPS_CPU_IRQ(x) (MIPS_CPU_IRQ_BASE + (x))
31 #define MIPS_CPU_IRQS (MIPS_CPU_IRQ(7) + 1 - MIPS_CPU_IRQ_BASE)
/linux-4.4.14/arch/mips/txx9/rbtx4927/
Dirq.c177 irq = MIPS_CPU_IRQ_BASE + 7; in rbtx4927_irq_dispatch()
183 irq = MIPS_CPU_IRQ_BASE + 0; in rbtx4927_irq_dispatch()
185 irq = MIPS_CPU_IRQ_BASE + 1; in rbtx4927_irq_dispatch()
/linux-4.4.14/arch/mips/txx9/rbtx4938/
Dirq.c115 irq = MIPS_CPU_IRQ_BASE + 7; in rbtx4938_irq_dispatch()
121 irq = MIPS_CPU_IRQ_BASE + 0; in rbtx4938_irq_dispatch()
123 irq = MIPS_CPU_IRQ_BASE + 1; in rbtx4938_irq_dispatch()
/linux-4.4.14/arch/mips/include/asm/mach-db1x00/
Dirq.h16 #ifndef MIPS_CPU_IRQ_BASE
17 #define MIPS_CPU_IRQ_BASE 0 macro
/linux-4.4.14/arch/mips/mti-sead3/
Dsead3-platform.c213 uart8250_data[0].irq = MIPS_CPU_IRQ_BASE + CPU_INT_UART0; in sead3_platforms_device_init()
214 uart8250_data[1].irq = MIPS_CPU_IRQ_BASE + CPU_INT_UART1; in sead3_platforms_device_init()
215 ehci_resources[1].start = MIPS_CPU_IRQ_BASE + CPU_INT_EHCI; in sead3_platforms_device_init()
216 sead3_net_resources[1].start = MIPS_CPU_IRQ_BASE + CPU_INT_NET; in sead3_platforms_device_init()
Dsead3-time.c77 return MIPS_CPU_IRQ_BASE + cp0_perfcount_irq; in get_c0_perfcount_int()
86 return MIPS_CPU_IRQ_BASE + cp0_compare_irq; in get_c0_compare_int()
/linux-4.4.14/arch/mips/include/asm/mach-pnx833x/
Dirq.h48 #define MIPS_CPU_IRQ_BASE 0 macro
49 #define PNX833X_PIC_IRQ_BASE (MIPS_CPU_IRQ_BASE + MIPS_CPU_NUM_IRQ)
Dirq-mapping.h42 #define PNX833X_TIMER_IRQ (MIPS_CPU_IRQ_BASE + 7)
/linux-4.4.14/arch/mips/include/asm/mach-ath79/
Dirq.h12 #define MIPS_CPU_IRQ_BASE 0 macro
15 #define ATH79_CPU_IRQ(_x) (MIPS_CPU_IRQ_BASE + (_x))
/linux-4.4.14/arch/mips/include/asm/
Dsni.h144 #define SNI_A20R_IRQ_BASE MIPS_CPU_IRQ_BASE
152 #define PCIT_IRQ_ETHERNET (MIPS_CPU_IRQ_BASE + 5)
177 #define PCIMT_IRQ_ETHERNET (MIPS_CPU_IRQ_BASE+6)
Dtxx9irq.h15 #define TXX9_IRQ_BASE (MIPS_CPU_IRQ_BASE + 8)
Djazz.h206 #define JAZZ_TIMER_IRQ (MIPS_CPU_IRQ_BASE+6)
/linux-4.4.14/arch/mips/emma/markeins/
Dirq.c290 setup_irq(MIPS_CPU_IRQ_BASE + 2, &irq_cascade); in arch_init_irq()
298 do_IRQ(MIPS_CPU_IRQ_BASE + 7); in plat_irq_dispatch()
302 do_IRQ(MIPS_CPU_IRQ_BASE + 1); in plat_irq_dispatch()
304 do_IRQ(MIPS_CPU_IRQ_BASE + 0); in plat_irq_dispatch()
/linux-4.4.14/arch/mips/include/asm/vr41xx/
Dirq.h23 #define MIPS_CPU_IRQ_BASE 0 macro
24 #define MIPS_CPU_IRQ(x) (MIPS_CPU_IRQ_BASE + (x))
/linux-4.4.14/arch/mips/alchemy/common/
Dirq.c917 irq_set_chained_handler(MIPS_CPU_IRQ_BASE + 2, au1000_ic0r0_dispatch); in au1000_init_irq()
918 irq_set_chained_handler(MIPS_CPU_IRQ_BASE + 3, au1000_ic0r1_dispatch); in au1000_init_irq()
919 irq_set_chained_handler(MIPS_CPU_IRQ_BASE + 4, au1000_ic1r0_dispatch); in au1000_init_irq()
920 irq_set_chained_handler(MIPS_CPU_IRQ_BASE + 5, au1000_ic1r1_dispatch); in au1000_init_irq()
957 irq_set_chained_handler(MIPS_CPU_IRQ_BASE + 2, alchemy_gpic_dispatch); in alchemy_gpic_init_irq()
958 irq_set_chained_handler(MIPS_CPU_IRQ_BASE + 3, alchemy_gpic_dispatch); in alchemy_gpic_init_irq()
959 irq_set_chained_handler(MIPS_CPU_IRQ_BASE + 4, alchemy_gpic_dispatch); in alchemy_gpic_init_irq()
960 irq_set_chained_handler(MIPS_CPU_IRQ_BASE + 5, alchemy_gpic_dispatch); in alchemy_gpic_init_irq()
995 do_IRQ(MIPS_CPU_IRQ_BASE + __ffs(r & 0xff)); in plat_irq_dispatch()
/linux-4.4.14/arch/mips/kernel/
Drtlx-mt.c26 do_IRQ(MIPS_CPU_IRQ_BASE + MIPS_CPU_RTLX_IRQ); in rtlx_dispatch()
59 static int rtlx_irq_num = MIPS_CPU_IRQ_BASE + MIPS_CPU_RTLX_IRQ;
Dsmp-bmips.c65 #define IPI0_IRQ (MIPS_CPU_IRQ_BASE + 0)
66 #define IPI1_IRQ (MIPS_CPU_IRQ_BASE + 1)
Dcevt-r4k.c173 return MIPS_CPU_IRQ_BASE + cp0_compare_irq; in get_c0_compare_int()
Dperf_event_mipsxx.c1689 irq = MIPS_CPU_IRQ_BASE + cp0_perfcount_irq; in init_hw_perf_events()
/linux-4.4.14/arch/mips/loongson64/loongson-3/
Dirq.c53 clear_c0_status(0x100 << (d->irq - MIPS_CPU_IRQ_BASE)); in mask_loongson_irq()
87 set_c0_status(0x100 << (d->irq - MIPS_CPU_IRQ_BASE)); in unmask_loongson_irq()
/linux-4.4.14/arch/mips/loongson64/common/
Dserial.c33 .irq = MIPS_CPU_IRQ_BASE + (int), \
87 MIPS_CPU_IRQ_BASE + loongson_sysconf.uarts[i].int_offset; in serial_init()
/linux-4.4.14/arch/mips/lantiq/
Dirq.c281 do_IRQ(MIPS_CPU_IRQ_BASE + MIPS_CPU_IPI_RESCHED_IRQ); in ltq_sw0_irqdispatch()
286 do_IRQ(MIPS_CPU_IRQ_BASE + MIPS_CPU_IPI_CALL_IRQ); in ltq_sw1_irqdispatch()
415 arch_init_ipiirq(MIPS_CPU_IRQ_BASE + MIPS_CPU_IPI_RESCHED_IRQ, in icu_of_init()
417 arch_init_ipiirq(MIPS_CPU_IRQ_BASE + MIPS_CPU_IPI_CALL_IRQ, &irq_call); in icu_of_init()
/linux-4.4.14/arch/mips/include/asm/mach-bcm63xx/
Dirq.h5 #define MIPS_CPU_IRQ_BASE 0 macro
/linux-4.4.14/arch/mips/include/asm/mach-netlogic/
Dirq.h15 #define MIPS_CPU_IRQ_BASE 0 macro
/linux-4.4.14/arch/mips/include/asm/mach-lasat/
Dirq.h4 #define LASAT_CASCADE_IRQ (MIPS_CPU_IRQ_BASE + 2)
/linux-4.4.14/arch/mips/txx9/generic/
Dirq_tx4938.c26 irq_set_chained_handler(MIPS_CPU_IRQ_BASE + TX4938_IRC_INT, in tx4938_irq_init()
Dirq_tx4927.c38 irq_set_chained_handler(MIPS_CPU_IRQ_BASE + TX4927_IRC_INT, in tx4927_irq_init()
Dirq_tx4939.c196 irq_set_chained_handler(MIPS_CPU_IRQ_BASE + TX4939_IRC_INT, in tx4939_irq_init()
/linux-4.4.14/arch/mips/include/asm/mach-cavium-octeon/
Dirq.h12 #define MIPS_CPU_IRQ_BASE OCTEON_IRQ_SW0 macro
/linux-4.4.14/arch/mips/include/asm/ip32/
Dip32_ints.h25 CRIME_IRQ_BASE = MIPS_CPU_IRQ_BASE + 8,
/linux-4.4.14/arch/mips/include/asm/mach-jz4740/
Dirq.h19 #define MIPS_CPU_IRQ_BASE 0 macro
/linux-4.4.14/arch/mips/include/asm/sgi/
Dip22.h28 #define SGINT_CPU MIPS_CPU_IRQ_BASE /* MIPS CPU define 8 interrupt sources */
/linux-4.4.14/arch/mips/include/asm/dec/
Dinterrupts.h91 #define DEC_CPU_IRQ_BASE MIPS_CPU_IRQ_BASE /* first IRQ assigned to CPU */
/linux-4.4.14/arch/mips/bcm63xx/
Dirq.c549 setup_irq(MIPS_CPU_IRQ_BASE + i, &cpu_ext_cascade_action); in arch_init_irq()
552 setup_irq(MIPS_CPU_IRQ_BASE + 2, &cpu_ip2_cascade_action); in arch_init_irq()
555 setup_irq(MIPS_CPU_IRQ_BASE + 3, &cpu_ip3_cascade_action); in arch_init_irq()
/linux-4.4.14/arch/mips/paravirt/
Dparavirt-irq.c142 irq = MIPS_CPU_IRQ_BASE + i; in irq_init_core()
367 do_IRQ(MIPS_CPU_IRQ_BASE + ip); in plat_irq_dispatch()
/linux-4.4.14/arch/mips/include/asm/emma/
Demma2rh.h104 #define EMMA2RH_IRQ_BASE (MIPS_CPU_IRQ_BASE + 8)
/linux-4.4.14/arch/mips/pnx833x/common/
Dinterrupts.c289 mips_cpu_timer_irq = MIPS_CPU_IRQ_BASE + cp0_compare_irq; in get_c0_compare_int()
/linux-4.4.14/arch/mips/sibyte/sb1250/
Dirq.c324 do_IRQ(MIPS_CPU_IRQ_BASE + 7); in plat_irq_dispatch()
/linux-4.4.14/arch/mips/ath79/
Dirq.c254 do_IRQ(MIPS_CPU_IRQ_BASE + irq); in plat_irq_dispatch()
/linux-4.4.14/arch/mips/include/asm/mach-au1x00/
Dau1000.h39 #define AU1000_INTC0_INT_BASE (MIPS_CPU_IRQ_BASE + 8)
46 #define ALCHEMY_GPIC_INT_BASE (MIPS_CPU_IRQ_BASE + 8)
/linux-4.4.14/arch/mips/oprofile/
Dop_model_mipsxx.c448 perfcount_irq = MIPS_CPU_IRQ_BASE + cp0_perfcount_irq; in mipsxx_init()
/linux-4.4.14/arch/mips/sgi-ip32/
Dip32-irq.c414 do_IRQ(MIPS_CPU_IRQ_BASE + 7); in ip32_irq5()
/linux-4.4.14/arch/mips/cavium-octeon/
Docteon-irq.c2333 do_IRQ(fls(cop0_cause) - 9 + MIPS_CPU_IRQ_BASE); in plat_irq_dispatch()