Searched refs:IS_GEN2 (Results 1 - 16 of 16) sorted by relevance

/linux-4.4.14/drivers/gpu/drm/i915/
H A Di915_suspend.c125 if (IS_GEN2(dev_priv) && IS_MOBILE(dev_priv)) { i915_save_state()
132 } else if (IS_GEN2(dev_priv)) { i915_save_state()
172 if (IS_GEN2(dev_priv) && IS_MOBILE(dev_priv)) { i915_restore_state()
179 } else if (IS_GEN2(dev_priv)) { i915_restore_state()
H A Dintel_crt.c227 if (IS_GEN2(dev)) intel_crt_mode_valid()
520 if (!IS_GEN2(dev)) { intel_crt_load_detect()
822 if (IS_GEN2(dev)) intel_crt_init()
H A Dintel_overlay.c540 if (IS_GEN2(dev)) { calc_swidthsw()
548 if (!IS_GEN2(dev)) calc_swidthsw()
1309 if (!IS_GEN2(dev)) { intel_overlay_attrs()
1341 if (IS_GEN2(dev)) intel_overlay_attrs()
H A Di915_gem_tiling.c71 if (IS_GEN2(dev) || i915_tiling_ok()
H A Di915_gpu_error.c794 if (IS_GEN3(dev) || IS_GEN2(dev)) { i915_gem_record_fences()
1228 } else if (IS_GEN2(dev)) { i915_capture_reg_state()
1390 if (IS_GEN2(dev) || IS_GEN3(dev)) i915_get_extra_instdone()
H A Dintel_fbc.c102 if (IS_GEN2(dev_priv)) i8xx_fbc_enable()
767 if (IS_GEN2(dev_priv) || IS_GEN3(dev_priv)) stride_is_valid()
791 if (IS_GEN2(dev)) pixel_format_is_valid()
H A Di915_dma.c918 mmio_bar = IS_GEN2(dev) ? 1 : 0; i915_driver_load()
967 if (IS_GEN2(dev)) i915_driver_load()
H A Di915_gem_fence.c208 if (IS_GEN2(dev)) i915_gem_write_fence()
601 } else if (IS_GEN2(dev)) { i915_gem_detect_bit_6_swizzle()
H A Di915_irq.c735 if (IS_GEN2(dev)) __intel_get_crtc_scanline()
820 if (IS_GEN2(dev) || IS_G4X(dev) || INTEL_INFO(dev)->gen >= 5) { i915_get_crtc_scanoutpos()
882 if (IS_GEN2(dev) || IS_G4X(dev) || INTEL_INFO(dev)->gen >= 5) { i915_get_crtc_scanoutpos()
2520 if (!IS_GEN2(dev)) { i915_report_and_clear_eir()
2908 if (IS_GEN2(dev)) ring_stuck()
4402 if (IS_GEN2(dev_priv)) { intel_irq_init()
4418 if (!IS_GEN2(dev_priv)) intel_irq_init()
H A Dintel_ringbuffer.c548 if (!IS_GEN2(ring->dev)) { stop_ring()
565 if (!IS_GEN2(ring->dev)) { stop_ring()
2184 WARN_ON(!IS_GEN2(ring->dev) && (I915_READ_MODE(ring) & MODE_IDLE) == 0); intel_cleanup_ring_buffer()
2736 if (IS_GEN2(dev)) { intel_init_render_ring_buffer()
H A Dintel_panel.c975 if (IS_GEN2(dev)) i9xx_enable_backlight()
1508 if (IS_GEN2(dev) || IS_I915GM(dev) || IS_I945GM(dev)) i9xx_setup_backlight()
H A Dintel_display.c620 } else if (!IS_GEN2(dev)) { intel_limit()
1103 if (IS_GEN2(dev)) pipe_dsl_stopped()
2230 tile_height = IS_GEN2(dev) ? 16 : 8; intel_tile_height()
3243 if (IS_GEN2(dev)) intel_prepare_reset()
3270 if (IS_GEN2(dev)) intel_finish_reset()
4746 if (IS_GEN2(dev)) intel_post_enable_primary()
4778 if (IS_GEN2(dev)) intel_pre_disable_primary()
6229 if (!IS_GEN2(dev)) i9xx_crtc_enable()
6310 if (!IS_GEN2(dev))
7153 } else if (!IS_GEN2(dev)) { i9xx_get_refclk()
7958 if (IS_GEN2(dev)) {
10115 if (IS_GEN2(dev)) cursor_size_ok()
10536 else if (!IS_GEN2(dev)) i9xx_pll_refclk()
10569 if (!IS_GEN2(dev)) { i9xx_crtc_clock_get()
12915 if (IS_GEN2(dev)) { update_scanline_offset()
14183 } else if (!IS_GEN2(dev) && !IS_PINEVIEW(dev)) { intel_setup_outputs()
14218 } else if (IS_GEN2(dev)) intel_setup_outputs()
14921 if (IS_GEN2(dev)) { intel_modeset_init()
14935 } else if (IS_GEN2(dev)) { intel_modeset_init()
H A Dintel_pm.c1502 else if (!IS_GEN2(dev)) i9xx_update_wm()
1512 if (IS_GEN2(dev)) i9xx_update_wm()
1526 if (IS_GEN2(dev)) i9xx_update_wm()
1534 if (IS_GEN2(dev)) i9xx_update_wm()
7134 } else if (IS_GEN2(dev)) { intel_init_pm()
H A Di915_drv.h2526 #define IS_GEN2(dev) (INTEL_INFO(dev)->gen == 2) macro
2572 #define HAS_128_BYTE_Y_TILING(dev) (!IS_GEN2(dev) && !(IS_I915G(dev) || \
H A Di915_debugfs.c3891 if (IS_GEN2(dev)) pipe_crc_set_source()
H A Di915_gem.c4706 } else if (IS_GEN2(dev)) { init_unused_rings()

Completed in 874 milliseconds