Home
last modified time | relevance | path

Searched refs:DSCR (Results 1 – 9 of 9) sorted by relevance

/linux-4.4.14/Documentation/powerpc/
Ddscr.txt1 DSCR (Data Stream Control Register)
4 DSCR register in powerpc allows user to have some control of prefetch of data
6 for more detailed information regarding how to use this DSCR to attain this
8 support for DSCR, related kernel objects, it's functionalities and exported
14 dscr /* Thread DSCR value */
15 dscr_inherit /* Thread has changed default DSCR */
18 dscr_default /* per-CPU DSCR default value */
21 dscr_default /* System DSCR default value */
25 Scheduler will write the per-CPU DSCR default which is stored in the
27 cleared which means that it has not changed the default DSCR till now.
[all …]
D00-INDEX34 - Overview DSCR (Data Stream Control Register) support.
/linux-4.4.14/Documentation/ABI/stable/
Dsysfs-devices-system-cpu16 Description: Default value for the Data Stream Control Register (DSCR) on
19 for any process that has not set the DSCR itself.
20 If a process ever sets the DSCR (via direct access to the
/linux-4.4.14/Documentation/devicetree/bindings/c6x/
Ddscr.txt8 In general, the Device State Configuration Registers (DSCR) will provide one or
15 the DSCR block may provide registers which are used to reset peripherals,
51 registers in DSCR. On SoCs using kick registers, the first key must be
81 for device states controlled by the DSCR. Each tuple describes a range of
Dtimer64.txt15 - ti,dscr-dev-enable: Device ID used to enable timer IP through DSCR interface.
Demifa.txt18 - ti,dscr-dev-enable: Device ID if EMIF is enabled/disabled from DSCR
/linux-4.4.14/drivers/dma/
Dat_hdmac.c239 channel_readl(atchan, DSCR)); in atc_dostart()
251 channel_writel(atchan, DSCR, first->txd.phys); in atc_dostart()
383 dscr = channel_readl(atchan, DSCR); in atc_get_bytes_left()
390 new_dscr = channel_readl(atchan, DSCR); in atc_get_bytes_left()
606 channel_readl(atchan, DSCR)); in atc_handle_cyclic()
2216 atchan->save_dscr = channel_readl(atchan, DSCR); in atc_suspend_cyclic()
2254 channel_writel(atchan, DSCR, atchan->save_dscr); in atc_resume_cyclic()
Dat_hdmac_regs.h379 channel_readl(atchan, DSCR)); in vdbg_dump_regs()
/linux-4.4.14/drivers/staging/dgap/
Ddgap.h462 #define DSCR "32" macro