Home
last modified time | relevance | path

Searched refs:CLK_DIVIDER_ONE_BASED (Results 1 – 14 of 14) sorted by relevance

/linux-4.4.14/drivers/clk/zynq/
Dclkc.c150 0, fclk_ctrl_reg, 8, 6, CLK_DIVIDER_ONE_BASED | in zynq_clk_register_fclk()
155 CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO, in zynq_clk_register_fclk()
207 CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO, lock); in zynq_clk_register_periph_clk()
296 SLCR_ARM_CLK_CTRL, 8, 6, CLK_DIVIDER_ONE_BASED | in zynq_clk_setup()
340 SLCR_DDR_CLK_CTRL, 26, 6, CLK_DIVIDER_ONE_BASED | in zynq_clk_setup()
346 SLCR_DDR_CLK_CTRL, 20, 6, CLK_DIVIDER_ONE_BASED | in zynq_clk_setup()
353 SLCR_DCI_CLK_CTRL, 8, 6, CLK_DIVIDER_ONE_BASED | in zynq_clk_setup()
357 CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO, in zynq_clk_setup()
404 SLCR_GEM0_CLK_CTRL, 8, 6, CLK_DIVIDER_ONE_BASED | in zynq_clk_setup()
408 CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO, in zynq_clk_setup()
[all …]
/linux-4.4.14/drivers/clk/
Dclk-ls1x.c109 CLK_DIVIDER_ONE_BASED | in ls1x_clk_init()
126 DIV_DC_WIDTH, CLK_DIVIDER_ONE_BASED, &_lock); in ls1x_clk_init()
142 DIV_DDR_WIDTH, CLK_DIVIDER_ONE_BASED, in ls1x_clk_init()
Dclk-divider.c60 if (flags & CLK_DIVIDER_ONE_BASED) in _get_maxdiv()
83 if (flags & CLK_DIVIDER_ONE_BASED) in _get_div()
108 if (flags & CLK_DIVIDER_ONE_BASED) in _get_val()
Dclk-asm9260.c316 base + dc->reg, 0, 8, CLK_DIVIDER_ONE_BASED, in asm9260_acc_init()
Dclk-nomadik.c548 CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO, in of_nomadik_hclk_setup()
/linux-4.4.14/drivers/clk/ti/
Ddivider.c46 if (divider->flags & CLK_DIVIDER_ONE_BASED) in _get_maxdiv()
68 if (divider->flags & CLK_DIVIDER_ONE_BASED) in _get_div()
90 if (divider->flags & CLK_DIVIDER_ONE_BASED) in _get_val()
370 div->flags |= CLK_DIVIDER_ONE_BASED; in ti_clk_build_component_div()
401 div_flags |= CLK_DIVIDER_ONE_BASED; in ti_clk_register_divider()
493 if (flags & CLK_DIVIDER_ONE_BASED) in _get_divider_width()
536 *div_flags |= CLK_DIVIDER_ONE_BASED; in ti_clk_divider_populate()
/linux-4.4.14/drivers/clk/mmp/
Dclk-mmp2.c341 10, 4, CLK_DIVIDER_ONE_BASED, &clk_lock); in mmp2_clk_init()
372 8, 4, CLK_DIVIDER_ONE_BASED, &clk_lock); in mmp2_clk_init()
395 8, 4, CLK_DIVIDER_ONE_BASED, &clk_lock); in mmp2_clk_init()
414 17, 4, CLK_DIVIDER_ONE_BASED, &clk_lock); in mmp2_clk_init()
442 16, 4, CLK_DIVIDER_ONE_BASED, &clk_lock); in mmp2_clk_init()
Dclk-mix.c33 if (mix->div_flags & CLK_DIVIDER_ONE_BASED) in _get_maxdiv()
50 if (mix->div_flags & CLK_DIVIDER_ONE_BASED) in _get_div()
87 if (mix->div_flags & CLK_DIVIDER_ONE_BASED) in _get_div_val()
Dclk-of-pxa1928.c156 {0, "sdh_div", "sdh_mux", 0, PXA1928_CLK_SDH0 * 4, 10, 4, CLK_DIVIDER_ONE_BASED, &sdh0_lock},
/linux-4.4.14/drivers/clk/mxs/
Dclk-div.c99 div->divider.flags = CLK_DIVIDER_ONE_BASED; in mxs_clk_div()
/linux-4.4.14/drivers/clk/sunxi/
Dclk-a10-pll2.c74 CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO, in sun4i_pll2_setup()
/linux-4.4.14/arch/powerpc/platforms/512x/
Dclock-commonclk.c760 CLK_DIVIDER_ONE_BASED); in mpc512x_clk_setup_clock_tree()
764 9, 7, CLK_DIVIDER_ONE_BASED); in mpc512x_clk_setup_clock_tree()
770 CLK_DIVIDER_ONE_BASED); in mpc512x_clk_setup_clock_tree()
/linux-4.4.14/include/linux/
Dclk-provider.h378 #define CLK_DIVIDER_ONE_BASED BIT(0) macro
/linux-4.4.14/drivers/clk/st/
Dclkgen-pll.c1024 div->flags = CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO; in clkgen_odf_register()