Home
last modified time | relevance | path

Searched refs:pll1_clk (Results 1 – 6 of 6) sorted by relevance

/linux-4.1.27/arch/arm/mach-davinci/
Ddm646x.c75 static struct clk pll1_clk = { variable
84 .parent = &pll1_clk,
91 .parent = &pll1_clk,
98 .parent = &pll1_clk,
105 .parent = &pll1_clk,
112 .parent = &pll1_clk,
119 .parent = &pll1_clk,
126 .parent = &pll1_clk,
133 .parent = &pll1_clk,
140 .parent = &pll1_clk,
[all …]
Ddm365.c73 static struct clk pll1_clk = { variable
82 .parent = &pll1_clk,
88 .parent = &pll1_clk,
95 .parent = &pll1_clk,
101 .parent = &pll1_clk,
108 .parent = &pll1_clk,
115 .parent = &pll1_clk,
122 .parent = &pll1_clk,
129 .parent = &pll1_clk,
136 .parent = &pll1_clk,
[all …]
Ddm644x.c60 static struct clk pll1_clk = { variable
69 .parent = &pll1_clk,
76 .parent = &pll1_clk,
83 .parent = &pll1_clk,
90 .parent = &pll1_clk,
97 .parent = &pll1_clk,
103 .parent = &pll1_clk,
289 CLK(NULL, "pll1", &pll1_clk),
Ddm355.c63 static struct clk pll1_clk = { variable
72 .parent = &pll1_clk,
78 .parent = &pll1_clk,
85 .parent = &pll1_clk,
92 .parent = &pll1_clk,
99 .parent = &pll1_clk,
106 .parent = &pll1_clk,
341 CLK(NULL, "pll1", &pll1_clk),
Dda850.c136 static struct clk pll1_clk = { variable
145 .parent = &pll1_clk,
151 .parent = &pll1_clk,
158 .parent = &pll1_clk,
440 CLK(NULL, "pll1", &pll1_clk),
/linux-4.1.27/arch/arm/mach-shmobile/
Dclock-sh73a0.c124 static struct clk pll1_clk = { variable
156 SH_FIXED_RATIO_CLK(pll1_div2_clk, pll1_clk, div2);
157 SH_FIXED_RATIO_CLK(pll1_div7_clk, pll1_clk, div7);
158 SH_FIXED_RATIO_CLK(pll1_div13_clk, pll1_clk, div13);
176 &pll1_clk,
223 SH_CLK_DIV4(&pll1_clk, _reg, _bit, _mask, _flags)