Home
last modified time | relevance | path

Searched refs:bLSSIReadEdge (Results 1 – 11 of 11) sorted by relevance

/linux-4.1.27/drivers/staging/rtl8723au/hal/
Drtl8723a_phycfg.c197 (NewOffset << 23) | bLSSIReadEdge; /* T65 RF */ in phy_RFSerialRead()
200 tmplong & (~bLSSIReadEdge)); in phy_RFSerialRead()
207 tmplong | bLSSIReadEdge); in phy_RFSerialRead()
/linux-4.1.27/drivers/staging/rtl8192u/
Dr819xU_phyreg.h346 #define bLSSIReadEdge 0x80000000 /* LSSI "Read" edge signal */ macro
Dr819xU_phy.c189 rtl8192_setBBreg(dev, pPhyReg->rfHSSIPara2, bLSSIReadEdge, 0x0); in rtl8192_phy_RFSerialRead()
190 rtl8192_setBBreg(dev, pPhyReg->rfHSSIPara2, bLSSIReadEdge, 0x1); in rtl8192_phy_RFSerialRead()
/linux-4.1.27/drivers/staging/rtl8192e/rtl8192e/
Dr819xE_phyreg.h370 #define bLSSIReadEdge 0x80000000 macro
Dr8192E_phyreg.h347 #define bLSSIReadEdge 0x80000000 macro
Dr8192E_phy.c144 rtl8192_setBBreg(dev, pPhyReg->rfHSSIPara2, bLSSIReadEdge, 0x0); in rtl8192_phy_RFSerialRead()
145 rtl8192_setBBreg(dev, pPhyReg->rfHSSIPara2, bLSSIReadEdge, 0x1); in rtl8192_phy_RFSerialRead()
/linux-4.1.27/drivers/staging/rtl8712/
Drtl871x_mp_phy_regdef.h495 #define bLSSIReadEdge 0x80000000 /* LSSI "Read" edge signal */ macro
/linux-4.1.27/drivers/staging/rtl8188eu/include/
DHal8188EPhyReg.h588 #define bLSSIReadEdge 0x80000000 /* LSSI "Read" edge signal */ macro
Drtw_mp_phy_regdef.h533 #define bLSSIReadEdge 0x80000000 /* LSSI "Read" edge signal */ macro
/linux-4.1.27/drivers/staging/rtl8723au/include/
DHal8723APhyReg.h521 #define bLSSIReadEdge 0x80000000 /* LSSI "Read" edge signal */ macro
/linux-4.1.27/drivers/staging/rtl8188eu/hal/
Dphy.c88 (offset<<23) | bLSSIReadEdge; in rf_serial_read()
91 tmplong&(~bLSSIReadEdge)); in rf_serial_read()