Home
last modified time | relevance | path

Searched refs:SRC_TOP0 (Results 1 – 6 of 6) sorted by relevance

/linux-4.1.27/drivers/clk/samsung/
Dclk-exynos3250.c37 #define SRC_TOP0 0xc210 macro
121 SRC_TOP0,
261 MUX(CLK_MOUT_EBI, "mout_ebi", mout_ebi_p, SRC_TOP0, 28, 1),
262 MUX(CLK_MOUT_ACLK_200, "mout_aclk_200", group_div_mpll_pre_p,SRC_TOP0, 24, 1),
263 MUX(CLK_MOUT_ACLK_160, "mout_aclk_160", group_div_mpll_pre_p, SRC_TOP0, 20, 1),
264 MUX(CLK_MOUT_ACLK_100, "mout_aclk_100", group_div_mpll_pre_p, SRC_TOP0, 16, 1),
265 MUX(CLK_MOUT_ACLK_266_1, "mout_aclk_266_1", mout_aclk_266_1_p, SRC_TOP0, 14, 1),
266 MUX(CLK_MOUT_ACLK_266_0, "mout_aclk_266_0", mout_aclk_266_0_p, SRC_TOP0, 13, 1),
267 MUX(CLK_MOUT_ACLK_266, "mout_aclk_266", mout_aclk_266_p, SRC_TOP0, 12, 1),
268 MUX(CLK_MOUT_VPLL, "mout_vpll", mout_vpll_p, SRC_TOP0, 8, 1),
[all …]
Dclk-exynos5420.c53 #define SRC_TOP0 0x10200 macro
176 SRC_TOP0,
508 MUX(0, "mout_aclk400_isp", mout_group3_5800_p, SRC_TOP0, 0, 3),
509 MUX(0, "mout_aclk400_mscl", mout_group3_5800_p, SRC_TOP0, 4, 3),
510 MUX(0, "mout_aclk400_wcore", mout_group2_5800_p, SRC_TOP0, 16, 3),
511 MUX(0, "mout_aclk100_noc", mout_group1_5800_p, SRC_TOP0, 20, 2),
584 MUX(0, "mout_aclk400_isp", mout_group1_p, SRC_TOP0, 0, 2),
586 SRC_TOP0, 4, 2, "aclk400_mscl"),
587 MUX(0, "mout_aclk400_wcore", mout_group1_p, SRC_TOP0, 16, 2),
588 MUX(0, "mout_aclk100_noc", mout_group1_p, SRC_TOP0, 20, 2),
[all …]
Dclk-exynos5410.c41 #define SRC_TOP0 0x10210 macro
106 MUX(0, "mout_aclk200", mpll_bpll_p, SRC_TOP0, 12, 1),
107 MUX(0, "mout_aclk400", mpll_bpll_p, SRC_TOP0, 20, 1),
Dclk-exynos4415.c49 #define SRC_TOP0 0xc210 macro
141 SRC_TOP0,
302 MUX(CLK_MOUT_EBI, "mout_ebi", mout_ebi_p, SRC_TOP0, 28, 1),
304 SRC_TOP0, 24, 1),
306 SRC_TOP0, 20, 1),
308 SRC_TOP0, 16, 1),
310 SRC_TOP0, 12, 1),
312 SRC_TOP0, 8, 1),
313 MUX(CLK_MOUT_EPLL, "mout_epll", mout_epll_p, SRC_TOP0, 4, 1),
314 MUX(CLK_MOUT_EBI_1, "mout_ebi_1", mout_ebi_1_p, SRC_TOP0, 0, 1),
Dclk-exynos4.c42 #define SRC_TOP0 0xc210 macro
212 SRC_TOP0,
547 MUX(0, "mout_onenand1", mout_onenand1_p, SRC_TOP0, 0, 1),
548 MUX(CLK_SCLK_EPLL, "sclk_epll", mout_epll_p, SRC_TOP0, 4, 1),
549 MUX(0, "mout_onenand", mout_onenand_p, SRC_TOP0, 28, 1),
569 MUX(0, "mout_aclk200", sclk_ampll_p4210, SRC_TOP0, 12, 1),
570 MUX(0, "mout_aclk100", sclk_ampll_p4210, SRC_TOP0, 16, 1),
571 MUX(0, "mout_aclk160", sclk_ampll_p4210, SRC_TOP0, 20, 1),
572 MUX(0, "mout_aclk133", sclk_ampll_p4210, SRC_TOP0, 24, 1),
583 MUX(CLK_SCLK_VPLL, "sclk_vpll", sclk_vpll_p4210, SRC_TOP0, 8, 1),
[all …]
Dclk-exynos5250.c43 #define SRC_TOP0 0x10210 macro
127 SRC_TOP0,
305 MUX(0, "mout_aclk166", mout_aclk166_p, SRC_TOP0, 8, 1),
306 MUX(0, "mout_aclk200", mout_aclk200_p, SRC_TOP0, 12, 1),
307 MUX(0, "mout_aclk333", mout_aclk166_p, SRC_TOP0, 16, 1),
308 MUX(0, "mout_aclk400_g3d_mid", mout_aclk200_p, SRC_TOP0, 20, 1),